- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25570 > 9LPRS502YFLFT (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 9LPRS502YFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁數(shù)： | 25/29頁 |
| 文件大?。?/td> | 279K |
| 代理商： | 9LPRS502YFLFT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁
IDTTM/ICSTM
56-pin CK505 w/Fully Integrated Voltage Regulator + Integrated Series Resistor
1125E—02/26/09
Advance Information
ICS9LPRS502
56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR
5
SSOP/TSSOP Pin Description (Continued)
Fully Integrated Regulator Connection for Desktop/Mobile Applications
PIN #
PIN NAME
TYPE
DESCRIPTION
48
CK_PWRGD/PD#
IN
Notifies CK505 to sample latched inputs, or iAMT entry/exit, or PWRDWN# mode
49
FSLB/TEST_MODE
IN
3.3V tolerant input for CPU frequency selection. Refer to input electrical characteristics for Vil_FS
and Vih_FS values. TEST_MODE is a real time input to select between Hi-Z and REF/N divider
mode while in test mode. Refer to Test Clarification Table.
50
GNDREF
PWR
Ground pin for crystal oscillator circuit
51
X2
OUT
Crystal output, nominally 14.318MHz.
52
X1
IN
Crystal input, Nominally 14.318MHz.
53
VDDREF
PWR
Power pin for the REF outputs, 3.3V nominal.
54
REF0/FSLC/TEST_SEL
I/O
3.3V 14.318MHz reference clock/3.3V tolerant low threshold input for CPU frequency selection.
Refer to input electrical characteristics for Vil_FS and Vih_FS values/ TEST_SEL: 3-level latched
input to enable test mode. Refer to Test Clarification Table.
55
SDATA
I/O
Data pin for SMBus circuitry, 5V tolerant.
56
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
1.05V to 3.3V
(+/-5%)
NC
PIN 40
CPU_IO Decoupling
Network
96_IO Decoupling
Network
ICS9LPR502
ICS9LPRS502
VDDCPU_IO, Pin 41
VDDSRC_IO Pin 37, 26
VDDPLL3_IO, Pin 20
VDD96_IO, Pin 12
PLL3_IO Decoupling
Network
SRC_IO Decoupling
Network
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9LPRS502YGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 9LPRS502YKLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PQCC56 |
| 9LPRS511EGLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO64 |
| 9LPRS525AFLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56 |
| 9LPRS535BFLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9LPRS502YGLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR |
| 9LPRS502YKLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:56-PIN CK505 W/FULLY INTEGRATED VOLTAGE REGULATOR + INTEGRATED SERIES RESISTOR |
| 9LPRS509HGLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS509HGLF LOGIC AND TIMING MISC - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:IDT 9LPRS509HGLF Logic and Timing Misc |
| 9LPRS509PGLF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS509PGLFT | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK 制造商:Integrated Device Technology Inc 功能描述:64 TSSOP (LEAD FREE) - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。