- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25565 > 9ERS3165BGILFT (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9ERS3165BGILFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, TSSOP-64 |
| 文件頁數(shù)： | 6/26頁 |
| 文件大?。?/td> | 319K |
| 代理商： | 9ERS3165BGILFT |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
IDTTM
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock
1613B—01/25/10
ICS9ERS3165
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock
14
Electrical Characteristics - Differential Jitter Parameters
PARAMETER
Symbol
Conditions
Min
TYP
Max
Units
Notes
t
jphas eP LL
PCIe Gen 1
86
ps (p-p)
1,11
t
jphas eLo
PCIe Gen 2
10kHz < f < 1.5MHz
3
ps
(RMS)
1,11
t
jphas eHigh
PCIe Gen 2
1.5MHz < f < Nyquist (50MHz)
3.1
ps
(RMS)
1,11
*TA = -40 - 85°C; Supply Voltage VDD = 3.3 V +/-5%, Rs= 0, CL = 2pF
Notes on Electrical Characteristics:
1G uaranteed by design and characterization, not 100% tested in production.
2 Slew rate measured through Vswing centered around differential zero
3 Vxabs is defined as the voltage where CLK = CLK#
4 O nly applies to the differential rising edge (CLK rising and CLK# falling)
6 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFO UT is at 14.31818MHz
10 At nominal voltage and temperature
11 See http://www.pcisig.com for complete specs
7 O peration under these conditions is neither implied, nor guaranteed.
8 Maximum input voltage is not to exceed maximum VDD
9 See PCI Clock-to-Clock Delay Figure
Jitter, Phase
5 Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of CLK and
falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets CLK#. The
average cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9EX21501AKLFT | 21501 SERIES, PLL BASED CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC64 |
| 9EX21501AKLF | 21501 SERIES, PLL BASED CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC64 |
| 9EX21501AKILF | 21501 SERIES, PLL BASED CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC64 |
| 9EX21801AKLF | PLL BASED CLOCK DRIVER, PQCC72 |
| 9EX21801AKLFT | PLL BASED CLOCK DRIVER, PQCC72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9ERS3165BGLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 EMBEDDED CK505 COMPATIBLE CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9ERS3165BGLFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 EMBEDDED CK505 COMPATIBLE CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9ERS3165BKILF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 EMBEDDED CK505 COMPATIBLE CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9ERS3165BKILFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 EMBEDDED CK505 COMPATIBLE CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9ERS3165BKLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 EMBEDDED CK505 COMPATIBLE CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。