- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄164924 > 9701-11 (PEREGRINE SEMICONDUCTOR CORP) 3000 MHz UltraCMOS⑩ Integer-N PLL Rad Hard for Space Applications PDF資料下載
參數(shù)資料
| 型號： | 9701-11 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | 3000 MHz UltraCMOS⑩ Integer-N PLL Rad Hard for Space Applications |
| 中文描述： | PHASE LOCKED LOOP, CQCC44 |
| 封裝： | CERAMIC, QFJ-44 |
| 文件頁數(shù)： | 12/13頁 |
| 文件大?。?/td> | 280K |
| 代理商： | 9701-11 |
Product Specification
PE9701
Page 8 of 13
2003-2006 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0035-02
│ UltraCMOS RFIC Solutions
Main Counter Chain
Normal Operating Mode
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the
user-defined values in the “M” and “A” counters. It
is composed of the 10/11 dual modulus prescaler,
modulus select logic, and 9-bit M counter. Setting
Pre_en “l(fā)ow” enables the 10/11 prescaler. Setting
Pre_en “high” allows F
in to bypass the prescaler
and powers down the prescaler.
The output from the main counter chain, fp, is
related to the VCO frequency, Fin, by the following
equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where A
≤ M + 1, 1 ≤ M ≤ 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where A
≤ M + 1, 1 ≤ M ≤ 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
Counter with the minimum value of “1” will result in
a minimum M Counter divide ratio of “2”.
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low. In this mode, the
M value is limited to 1
≤ M ≤ 127.
Prescaler Bypass Mode
Setting
Pre_en “high” allows F
in to bypass and
power down the prescaler. In this mode, the
10/11 prescaler and A register are not active, and
the input VCO frequency is divided by the M
counter directly. The following equation relates Fin
to the reference frequency, fr:
Fin = (M + 1) x (fr / (R+1)) )
(3)
where 1 ≤ M ≤ 511
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low. In this mode, the
M value is limited to 1
≤ M ≤ 127.
Reference Counter
The reference counter chain divides the
reference frequency, fr, down to the phase
detector comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the
following equation:
fc = fr / (R + 1)
(4)
where 0 ≤ R ≤ 63
Note that programming R with “0” will pass the
reference frequency, fr, directly to the phase
detector.
In Direct Interface Mode, R Counter inputs R4
and R5 are internally forced low (“0”).
In this
mode, the R value is limited to 0
≤ R ≤ 15.
Register Programming
Parallel Interface Mode
Parallel Interface Mode is selected by setting the
Bmode input “l(fā)ow” and the Smode input “l(fā)ow”.
Parallel input data, D[7:0], is latched in a parallel
fashion into one of three 8-bit primary register
sections on the rising edge of M1_WR, M2_WR,
or A_WR per the mapping shown in Table 7 on
page 9. The contents of the primary register are
transferred into a secondary register on the
rising edge of Hop_WR according to the timing
diagram shown in Figure 5. Data is transferred
to the counters as shown in Table 7 on page 9.
The secondary register acts as a buffer to allow
rapid
changes to the VCO frequency.
This
double buffering for “ping-pong” counter control
is programmed via the FSELP input.
When
FSELP is “high”, the primary register contents
set the counter inputs. When FSELP is “l(fā)ow”,
the secondary register contents are utilized.
Parallel input data, D[7:0], is latched into the
enhancement register on the rising edge of
E_WR according to the timing diagram shown in
Figure 5. This data provides control bits as
shown in Table 8 on page 9 with bit functionality
enabled by asserting the
Enh input “l(fā)ow”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9702-01 | 3.0 GHz Integer-N PLL for Rad Hard Applications |
| 9702-11 | 3.0 GHz Integer-N PLL for Rad Hard Applications |
| 9704-01 | 3.0 GHz Integer-N PLL for Rad Hard Apllications |
| 9704-11 | 3.0 GHz Integer-N PLL for Rad Hard Apllications |
| 971-36006-21 | 36 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, PRESS FIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 97011102 | 制造商:Laird Technologies Inc 功能描述:CSTR STR BF |
| 97011-1024-00-0 | 制造商:Kontron 功能描述:DDR2 SO-DIMM MEMORY MODULE WITH 1GB (667MHZ) - Bulk |
| 97011-1024-00-1 | 制造商:Kontron 功能描述:DDR2-SODIMM 1024MB PC2-5300 E1 - Bulk |
| 97011-1024-00-8 | 制造商:Kontron 功能描述:97011-1024-00-8 - Bulk |
| 97011-1024-00-9 | 制造商:Kontron 功能描述:DDR2-SODIMM 1024MB PC2-4200 E2 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。