- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25526 > 95V857AL-130LF-T (INTEGRATED DEVICE TECHNOLOGY INC) 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 95V857AL-130LF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 4.40 MM, 0.40 MM PITCH, LEAD FREE, MO-153, TVSOP-48 |
| 文件頁數(shù)： | 7/13頁 |
| 文件大?。?/td> | 138K |
| 代理商： | 95V857AL-130LF-T |
3
ICS95V857 -XXX
0674R—12/15/04
Pin Descriptions
E
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
D
VR
W
PV
5
.
2
,
y
l
p
u
s
r
e
w
o
P
D
N
GR
W
Pd
n
u
o
r
G
D
V
AR
W
PV
5
.
2
,
y
l
p
u
s
r
e
w
o
p
g
o
l
a
n
A
D
N
G
AR
W
Pd
n
u
o
r
g
o
l
a
n
A
)
0
:
9
(
T
K
L
CT
U
Os
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
k
c
o
l
C
"
e
u
r
T
"
)
0
:
9
(
C
K
L
CT
U
Os
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
s
k
c
o
l
c
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
C
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
T
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
e
u
r
T
"
C
T
U
O
_
B
FT
U
O
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
e
h
t
a
s
e
h
c
t
i
w
s
C
N
I
_
B
F
o
t
T
U
O
_
B
FT
U
O
s
e
h
c
t
i
w
s
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
e
u
r
T
"
o
t
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
e
h
t
a
T
N
I
_
B
F
T
N
I
_
B
FN
I
r
o
f
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
k
c
a
b
d
e
f
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
e
u
r
T
"
r
o
r
e
s
a
h
p
e
t
a
n
i
m
il
e
o
t
T
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
C
N
I
_
B
FN
I
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
r
o
r
e
s
a
h
p
e
t
a
n
i
m
il
e
o
t
C
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
r
o
f
#
D
PN
It
u
p
n
i
S
O
M
C
V
L
.
n
w
o
D
r
e
w
o
P
This PLL Clock Buffer is designed for a VDD of 2.5V, an AVDD of 2.5V and differential data input and output levels.
The ICS95V857 is a zero delay buffer that distributes a differential clock input pair (CLK_INC, CLK_INT) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB_OUT,
FB_OUTC).The clock outputs are controlled by the input clocks (CLK_INC, CLK_INT), the feedback clocks (FB_INT,
FB_INC), the 2.5-V LVCMOS input (PD#) and the Analog Power input (AVDD).When input (PD#) is low while power is
applied, the receivers are disabled, the PLL is turned off and the differential clock outputs are tri-stated. When AVDD
is grounded, the PLL is turned off and bypassed for test purposes.
When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will enter
a low power mode. An input frequency detection circuit on the differential inputs, independent from the input buffers,
will detect the low frequency condition and perform the same low power features as when the (PD#) input is low.When
the input frequency increases to greater than approximately 20 MHz, the PLL will be turned back on, the inputs and
outputs will be enabled and PLL will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input
clock pair (CLK_INC, CLK_INT).
The PLL to the ICS95V857 clock driver uses the input clocks (CLK_INC, CLK_INT) and the feedback clocks (FB_INT,
FB_INC) provide high-performance, low-skew, low-jitter, output differential clocks (CLKT[0:9], CLKC[0:9]). The
ICS95V857 is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
The ICS95V857 is characterized for operation from 0°C to 85°C, and will meet JEDEC Standard 82-1 and 82-1A Class
A+ for registered DDR clock drivers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 95V857AG-130T-LF | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V857AGILF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V857ALILF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V857AKI-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| 95V857AKILF-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 95V857ALLF | 功能描述:時鐘驅(qū)動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 95V857ALLFT | 功能描述:時鐘驅(qū)動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 95V857ALT | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Driver Single 45MHz to 233MHz 48-Pin TVSOP T/R |
| 95V857CGLF | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Driver Single 45MHz to 233MHz 48-Pin TSSOP Tube |
| 95VLP857AGLF | 功能描述:IC CLK BUF DDR 233MHZ 1CIRC 制造商:idt, integrated device technology inc 系列:- 包裝:管件 零件狀態(tài):過期 PLL:是 主要用途:存儲器，DDR 輸入:LVCMOS 輸出:SSTL-2 電路數(shù):1 比率 - 輸入:輸出:1：10 差分 - 輸入:輸出:是/是 頻率 - 最大值:233MHz 電壓 - 電源:2.3 V ~ 2.7 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商器件封裝:48-TSSOP 標(biāo)準(zhǔn)包裝:39 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。