參數(shù)資料
型號: 95V857AGILF-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封裝: 6.10 MM, 0.50 MM PITCH, LEAD FREE, MO-153, TSSOP-48
文件頁數(shù): 4/13頁
文件大小: 128K
代理商: 95V857AGILF-T
12
ICS95V857I
0820A—08/02/04
Ordering Information
40-Pin MLF
l
o
b
m
y
Ss
n
o
i
s
n
e
m
i
D
n
o
m
o
C
A-
5
8
.
00
9
.
0
1
A0
0
.
01
0
.
05
0
.
0
2
A-
5
6
.
00
8
.
0
3
AF
E
R
0
2
.
0
DC
S
B
0
.
6
1
DC
S
B
5
7
.
5
EC
S
B
0
.
6
1
EC
S
B
5
7
.
5
Q2
1
P4
2
.
02
4
.
00
6
.
0
R3
1
.
07
1
.
03
2
.
0
D
n
o
i
t
a
r
a
V
h
c
t
i
P
eC
S
B
0
5
.
0
N0
4
d
N0
1
e
N0
1
L0
3
.
00
4
.
00
5
.
0
b8
1
.
03
2
.
00
3
.
0
Q0
0
.
00
2
.
05
4
.
0
2
D5
7
.
20
9
.
25
0
.
3
2
E5
7
.
20
9
.
25
0
.
3
Example:
ICS95V857AKIT
Designation for tape and reel packaging
Lead Free (Optional)
Package Type
K = MLF
Revision Designator (will not correlate with datasheet revision)
Device Type
Prefix
ICS = Standard Device
ICS XXXX y K LF- T
相關(guān)PDF資料
PDF描述
95V857ALILF-T PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
95V857AKI-T PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40
95V857AKILF-T PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40
95V857AGI-T PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
95V857AGT 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
95V857AGLF 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
95V857AGLFT 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
95V857AGLN 制造商:Integrated Device Technology Inc 功能描述:48 TSSOP - Rail/Tube
95V857AGLNT 制造商:Integrated Device Technology Inc 功能描述:48 TSSOP - Tape and Reel
95V857AGT 功能描述:IC CLK BUF DDR 233MHZ 1CIRC 制造商:idt, integrated device technology inc 系列:- 包裝:帶卷(TR) 零件狀態(tài):過期 PLL:是 主要用途:存儲(chǔ)器,DDR 輸入:時(shí)鐘 輸出:SSTL-2 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大值:233MHz 電壓 - 電源:2.3 V ~ 2.7 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP(0.240",6.10mm 寬) 供應(yīng)商器件封裝:48-TSSOP 標(biāo)準(zhǔn)包裝:1,000