- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25526 > 95V157AGLFT (INTEGRATED DEVICE TECHNOLOGY INC) 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 95V157AGLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 0.240 INCH, GREEN, MO-153, TSSOP-48 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 235K |
| 代理商： | 95V157AGLFT |
Document Search | Package Search | Parametric Search | Cross Reference Search | Green & RoHS | Calculators | Thermal Data | Reliability & Quality | Military
Global Sites
Email | Print
Contact IDT | Investors | Press
Search Entire Site
Home > Products > Memory Interface Products > RDIMM > DDR > DDR PLL > 95V157A
Add to myIDT
[?]
95V157A (DDR PLL)
Description
2.5 Single-Ended-to-SSTL_2 Clock Driver (33MHz - 233MHz)
Market Group
DIMM
Additional Info
Low skew, low jitter PLL clock driver 1 to 10 differential clock distribution (SSTL_2) Feedback pin for input to output synchronization PD# for
power management Spread Spectrum tolerant inputs
You may also like...
Related Orderable Parts
Attributes
95V157AG
95V157AGI
95V157AGIT
95V157AGLF
95V157AGLFT
95V157AGT
Package
TSSOP 48 (PA48)
TSSOP 48 (PAG48)
TSSOP 48 (PA48)
Speed
NA
Temperature
C
I
C
Voltage
2.5 V
Status
Active
Sample
No
Minimum Order
Quantity
380
190
1000
380
2000
1000
Factory Order
Increment
38
1000
38
2000
1000
Related Documents
Type
Title
Size
Revision Date
Datasheet
95V157A Datasheet
208 KB
03/27/2006
Product Change Notice
PCN#: TB-0510-05 New Shipping Tube for TSSOP/TVSOP/TSSOP Exposed
202 KB
12/13/2005
Page 1 of 2
08-Jun-2007
mhtml:file://C:\95V157.mht
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 95V157AG | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V157AGI | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V157AGT | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V157AGLF | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 95V157YG-T | 95V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 95V157AGT | 功能描述:Clock Fanout Buffer (Distribution) IC 233MHz 48-TFSOP (0.240", 6.10mm Width) 制造商:idt, integrated device technology inc 系列:- 包裝:帶卷（TR） 零件狀態(tài):過期 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1：10 差分 - 輸入:輸出:無/是 輸入:時(shí)鐘 輸出:SSTL-2 頻率 - 最大值:233MHz 電壓 - 電源:2.3 V ~ 2.7 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商器件封裝:48-TSSOP 標(biāo)準(zhǔn)包裝:1,000 |
| 95V2F857AHLF | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 95V2F857AHLFT | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Driver Single 45MHz to 233MHz 56-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:56 BGA (GREEN) - Tape and Reel |
| 95V2F857AKLF | 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK DRVR SGL 45MHZ TO 233MHZ 40PIN VFQFPN - Trays 制造商:Integrated Device Technology Inc 功能描述:IDT 95V2F857AKLF PLL |
| 95V2F857AKLFT | 制造商:Integrated Device Technology Inc 功能描述:40 VFQFPN (GREEN) - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。