參數(shù)資料
型號: 950902DGLF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, GREEN, MO-153, TSSOP-56
文件頁數(shù): 17/22頁
文件大小: 211K
代理商: 950902DGLF
4
Integrated
Circuit
Systems, Inc.
ICS950902
0475G—03/23/04
Pin Description Continued
PIN
#
NAME
TYPE
29
DDRC5/SDRAM11
OUT
"Complementary" Clock of differential memory output / 3.3V SDRAM clock output
30
DDRT5/SDRAM10
OUT
"True" Clock of differential memory output / 3.3V SDRAM clock output
31
DDRC4/SDRAM9
OUT
"Complementary" Clock of differential memory output / 3.3V SDRAM clock output
32
DDRT4/SDRAM8
OUT
"True" Clock of differential memory output / 3.3V SDRAM clock output
33
GND
PWR
Ground pin.
34
VDD3.3_2.5
PWR
2.5V or 3.3V nominal power supply voltage.
35
DDRC3/SDRAM7
OUT
"Complementary" Clock of differential memory output / 3.3V SDRAM clock output
36
DDRT3/SDRAM6
OUT
"True" Clock of differential memory output / 3.3V SDRAM clock output
37
DDRC2/SDRAM5
OUT
"Complementary" Clock of differential memory output / 3.3V SDRAM clock output
38
DDRT2/SDRAM4
OUT
"True" Clock of differential memory output / 3.3V SDRAM clock output
39
GND
PWR
Ground pin.
40
VDD3.3_2.5
PWR
2.5V or 3.3V nominal power supply voltage.
41
DDRC1/SDRAM3
OUT
"Complementary" Clock of differential memory output / 3.3V SDRAM clock output
42
DDRT1/SDRAM2
OUT
"True" Clock of differential memory output / 3.3V SDRAM clock output
43
DDRC0/SDRAM1
OUT
"Complementary" Clock of differential memory output / 3.3V SDRAM clock output
44
DDRT0/SDRAM0
OUT
"True" Clock of differential memory output / 3.3V SDRAM clock output
45
BUF_IN
IN
Input Buffers for memory outputs.
46
FBOUT
OUT
Memory feed back output.
47
GND
PWR
Ground pin.
48
CPUT_CS
OUT
"True" clocks of differential pair 2.5V push-pull CPU outputs.
49
CPUC_CS
OUT
Complementary" clocks of differential pair 2.5V push-pull CPU outputs.
50
VDDCPU2.5
PWR
Power pin for the CPUCLKs. 2.5V
51
VDDCPU3.3
PWR
Power pin for the CPUCLKs. 3.3V
52
CPUCLKC/CPUCLKODC
OUT
"Complementary" clocks of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias / "Complementary" clocks of differential pair
CPU outputs. These open drain outputs need an external 1.5V pull-up / 2.5V CPU clock
output.
53
CPUCLKT/CPUCLKODT
OUT
"True" clocks of differential pair CPU outputs. These are current mode outputs. External
resistors are required for voltage bias / "True" clocks of differential pair CPU outputs. These
open drain outputs need an external 1.5V pull-up / 2.5V CPU clock output.
54
GND
PWR
Ground pin.
55
VDDREF
PWR
Ref, XTAL power supply, nominal 3.3V
56
Vtt_PWRGD#**/REF1
IN
This 3.3V LVTTL input is a level sensitive strobe used to determine when latch inputs are
valid and are ready to be sampled. This is an active low input. / 14.318 MHz reference clock.
DESCRIPTION
Mode Pin - Power Management Input Control
6
n
i
P
,
E
D
O
M
)
t
u
p
n
I
d
e
h
c
t
a
L
(
6
2
n
i
P8
1
n
i
P8
n
i
P
0
#
D
P
)
t
u
p
n
I
(
#
P
O
T
S
_
K
L
C
)
t
u
p
n
I
(
#
P
O
T
S
_
I
C
P
)
t
u
p
n
I
(
1
#
T
E
S
E
R
)
t
u
p
t
u
O
(
6
K
L
C
I
C
P
)
t
u
p
t
u
O
(
2
P
G
A
)
t
u
p
t
u
O
(
相關(guān)PDF資料
PDF描述
08056C103KA72A General Specifications
950908BGLF 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
950908BGLF-T 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
950908BFLF 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
950908BFLF-T 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
950902DGLFT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
9509060100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Computer Cable for EIA RS-232 Applications
95090601000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Computer Cable for EIA RS-232 Applications
9509060500 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Computer Cable for EIA RS-232 Applications
950-908 制造商:Mitutoyo Corporation 功能描述:TOOL KIT, MACHINIST