- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24857 > 94201DFT (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 94201DFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, SSOP-56 |
| 文件頁數(shù)： | 21/21頁 |
| 文件大?。?/td> | 222K |
| 代理商： | 94201DFT |
9
ICS94201
0428B - 11/28/05
Byte 16: Spread Sectrum Control Register
Byte 17: Spread Spectrum Control Register
Note: Please utilize software utility provided by ICS
Application Engineering to configure spread spectrum.
Incorrect spread percentage may cause system failure.
Note: Please utilize software utility provided by ICS
Application Engineering to configure spread spectrum.
Incorrect spread percentage may cause system failure.
Byte 18: Output Dividers Control Register
Byte 19: Output Dividers Control Register
Note: Changing bits in these registers results in frequency
divider ratio changes. Incorrect configuration of
group gear ratio can cause system malfunction.
Note: Changing bits in these registers results in frequency
divider ratio changes. Incorrect configuration of
group gear ratio can cause system malfunction.
Notes:
1. PWD = Power on Default
2. The power on default for byte 16-20 depends on the harware (latch inputs FS[0:4]) or IIC (Byte 0 bit [1:7]) setting. Be sure to read
back and re-write the values of these 5 registers when VCO frequency change is desired for the first pass.
t
i
BD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
BX
7
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
6
t
i
BX
6
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
5
t
i
BX
5
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
4
t
i
BX
4
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
3
t
i
BX
3
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
2
t
i
BX
2
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
1
t
i
BX
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
0
t
i
BX
0
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
t
i
BD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
BX
5
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
6
t
i
BX
4
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
5
t
i
BX
3
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
t
u
O
4
t
i
BX
2
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
3
t
i
BX
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
2
t
i
BX
0
1
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
1
t
i
BX
9
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
0
t
i
BX
8
t
i
B
l
o
r
t
n
o
C
X
U
M
r
e
d
i
v
i
D
t
u
p
t
u
O
t
i
BD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
BX
7
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
6
t
i
BX
6
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
5
t
i
BX
5
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
4
t
i
BX
4
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
3
t
i
BX
3
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
2
t
i
BX
2
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
1
t
i
BX
1
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
0
t
i
BX
0
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
t
i
BD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
BX
6
2
t
i
B
l
o
r
t
n
o
c
r
e
d
i
v
i
D
6
t
i
B0
5
2
t
i
B
l
o
r
t
n
o
c
r
e
d
i
v
i
D
5
t
i
BX
4
2
t
i
B
l
o
r
t
n
o
c
r
e
d
i
v
i
D
4
t
i
BX
2
1
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
3
t
i
BX
1
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
2
t
i
BX
0
1
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
1
t
i
BX
9
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
0
t
i
BX
8
t
i
B
m
u
r
t
c
e
p
S
d
a
e
r
p
S
Note:
1. User needs to ensure step 3 & 7 is carried out. Systems with the wrong spread percentage and/or group to group divider ratio
programmed into bytes 16-20 could be unstable. Step 3 & 7 assure the correct spread and gear ratio.
2. If VCO, REF divider values or phase detector stability are out of range, the device may fail to function correctly.
3. Follow min and max VCO frequency range provided. Internal PLL could be unstable if VCO frequency is too fast or too slow.
Use 14.31818MHz x VCO/REF divider values to calculate the VCO frequency (MHz).
4. Users can also utilize software utility provided to program the VCO frequency from ICS Application Engineering.
5. Spread percent needs to be calculated based on VCO frequency, spread modulation frequency and spread amount desired.
See Application note for software support.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 08052C103MA74A | General Specifications |
| 94211AFLFT | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 94211AFT | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 94211AFLF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 94227AF | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 94202 | 功能描述:ION BAR ASSEMBLY 制造商:desco 系列:- 零件狀態(tài):有效 類型:電離器 安裝類型:- 電壓 - 輸入:- 標準包裝:1 |
| 9420-2"X36YD | 功能描述:2 X 36 YD BULK 制造商:3m 系列:* 零件狀態(tài):有效 標準包裝:24 |
| 942-021NF2520 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:Connector Savers |
| 942-021NF25-20 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:Connector Saver |
| 942023-000 | 制造商:TE Connectivity 功能描述:55/2114-26-0-9 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。