- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360619 > 93LC66 (Microchip Technology Inc.) 4K 2.0V CMOS Serial EEPROM(4K位,2.0V,具上掉電數(shù)據(jù)保護(hù)電路,EEPROM) PDF資料下載
參數(shù)資料
| 型號(hào)： | 93LC66 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 4K 2.0V CMOS Serial EEPROM(4K位,2.0V,具上掉電數(shù)據(jù)保護(hù)電路,EEPROM) |
| 中文描述： | 4K的2.0伏的CMOS串行EEPROM（4K的位，2.0V的，具上掉電數(shù)據(jù)保護(hù)電路，EEPROM的） |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 127K |
| 代理商： | 93LC66 |
93LC46/56/66
DS11168I-page 4
1995 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
When the ORG pin is connected to Vcc, the (x16) orga-
nization is selected. When it is connected to ground,
the (x8) organization is selected. Instructions,
addresses and write data are clocked into the DI pin on
the rising edge of the clock (CLK). The DO pin is nor-
mally held in a high-Z state except when reading data
from the device, or when checking the READY/BUSY
status during a programming operation. The ready/
busy status can be verified during an Erase/Write oper-
ation by polling the DO pin; DO low indicates that pro-
gramming is still in progress, while DO high indicates
the device is ready. The DO will enter the high-Z state
on the falling edge of the CS.
2.1
START Condition
The START bit is detected by the device if CS and DI
are both HIGH with respect to the positive edge of CLK
for the first time.
Before a START condition is detected, CS, CLK, and DI
may change in any combination (except to that of a
START condition), without resulting in any device oper-
ation (READ, WRITE, ERASE, EWEN, EWDS, ERAL,
and WRAL). As soon as CS is HIGH, the device is no
longer in the standby mode.
An instruction following a START condition will only be
executed if the required amount of opcode, address
and data bits for any particular instruction is clocked in.
After execution of an instruction (i.e., clock in or out of
the last required address or data bit) CLK and DI
become don't care bits until a new start condition is
detected.
2.2
DI/DO
It is possible to connect the Data In and Data Out pins
together. However, with this configuration it is possible
for a “bus conflict” to occur during the “dummy zero”
that precedes the READ operation, if A0 is a logic HIGH
level. Under such a condition the voltage level seen at
Data Out is undefined and will depend upon the relative
impedances of Data Out and the signal source driving
A0. The higher the current sourcing capability of A0,
the higher the voltage at the Data Out pin.
2.3
Data Protection
During power-up, all programming modes of operation
are inhibited until Vcc has reached a level greater than
1.4V. During power-down, the source data protection
circuitry acts to inhibit all programming modes when
Vcc has fallen below 1.4V at nominal conditions.
The EWEN and EWDS commands give additional pro-
tection against accidentally programming during nor-
mal operation.
After power-up, the device is automatically in the
EWDS mode. Therefore, an EWEN instruction must be
performed before any ERASE or WRITE instruction
can be executed.
3.0
READ
The READ instruction outputs the serial data of the
addressed memory location on the DO pin. A dummy
zero bit precedes the 16 bit (x16 organization) or 8 bit
(x8 organization) output string. The output data bits will
toggle on the rising edge of the CLK and are stable
after the specified time delay (T
possible when CS is held high. The memory data will
automatically cycle to the next register and output
sequentially.
4.0
ERASE/WRITE ENABLE AND
DISABLE
PD
). Sequential read is
The 93LC46/56/66 powers up in the Erase/Write Dis-
able (EWDS) state. All programming modes must be
preceded by an Erase/Write Enable (EWEN) instruc-
tion. Once the EWEN instruction is executed, pro-
gramming remains enabled until an EWDS instruction
is executed or Vcc is removed from the device. To pro-
tect against accidental data disturb, the EWDS instruc-
tion can be used to disable all Erase/Write functions
and should follow all programming operations. Execu-
tion of a READ instruction is independent of both the
EWEN and EWDS instructions.
5.0
ERASE
The ERASE instruction forces all data bits of the spec-
ified address to the logical "1" state. CS is brought low
following the loading of the last address bit. This falling
edge of the CS pin initiates the self-timed programming
cycle.
The DO pin indicates the READY/BUSY status of the
device if CS is brought high after a minimum of 250 ns
low (T
CSL
). DO at logical "0" indicates that program-
ming is still in progress. DO at logical "1" indicates that
the register at the specified address has been erased
and the device is ready for another instruction.
The ERASE cycle takes 4 ms per word (Typical).
6.0
WRITE
The WRITE instruction is followed by 16 bits (or by 8
bits) of data which are written into the specified
address. After the last data bit is put on the DI pin, CS
must be brought low before the next rising edge of the
CLK clock. This falling edge of CS initiates the self-
timed auto-erase and programming cycle.
The DO pin indicates the READY/BUSY status of the
device if CS is brought high after a minimum of 250 ns
low (T
CSL
) and before the entire write cycle is com-
plete. DO at logical "0" indicates that programming is
still in progress. DO at logical "1" indicates that the reg-
ister at the specified address has been written with the
data specified and the device is ready for another
instruction.
The WRITE cycle takes 4 ms per word (Typical).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 93LC46 | 1K 2.0V CMOS Serial EEPROM(1K位,2.0V,具上掉電數(shù)據(jù)保護(hù)電路,EEPROM) |
| 93LC56 | 2K 2.0V CMOS Serial EEPROM(2K位,2.0V,具上掉電數(shù)據(jù)保護(hù)電路,EEPROM) |
| 93LC76-IP | 8K/16K 2.5V Microwire Serial EEPROM |
| 93LC76-ISN | 8K/16K 2.5V Microwire Serial EEPROM |
| 93LC76-P | 8K/16K 2.5V Microwire Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 93LC66/P | 功能描述:電可擦除可編程只讀存儲(chǔ)器 512x8 Or 256x16 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 93LC66/P | 制造商:Microchip Technology Inc 功能描述:Serial EEPROM IC |
| 93LC66/SN | 功能描述:電可擦除可編程只讀存儲(chǔ)器 512x8 Or 256x16 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| 93LC66/SN | 制造商:Microchip Technology Inc 功能描述:IC EEPROM SERIAL 4K |
| 93LC668 | 制造商:Microchip Technology Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。