參數(shù)資料
型號: 935277468112
廠商: NXP SEMICONDUCTORS
元件分類: 多路復(fù)用及模擬開關(guān)
英文描述: 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO8
封裝: SOT-96, ROHS COMPLIANT, PLASTIC, SO-8
文件頁數(shù): 15/20頁
文件大?。?/td> 395K
代理商: 935277468112
Philips Semiconductors
Product specification
SA630
Single pole double throw (SPDT) switch
1997 Nov 07
4
AC ELECTRICAL CHARACTERISTICS1 - D PACKAGE
VDD = +5V, TA = 25°C; unless otherwise stated.
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
SA630
UNITS
MIN
TYP
MAX
S21, S12
Insertion loss (ON channel)
DC - 100MHz
500MHz
900MHz
1
1.4
2
2.8
dB
S21, S12
Isolation (OFF channel)2
10MHz
100MHz
500MHz
900MHz
70
24
80
60
50
30
dB
S11, S22
Return loss (ON channel)
DC - 400MHz
900MHz
20
12
dB
S11, S22
Return loss (OFF channel)
DC - 400MHz
900MHz
17
13
dB
tD
Switching speed (on-off delay)
50% TTL to 90/10% RF
20
ns
tr, tf
Switching speeds (on-off rise/fall time)
90%/10% to 10%/90% RF
5
ns
Switching transients
165
mVP-P
P-1dB
1dB gain compression
DC - 1GHz
+18
dBm
IP3
Third-order intermodulation intercept
100MHz
+33
dBm
IP2
Second-order intermodulation intercept
100MHz
+52
dBm
NF
Noise figure (ZO = 50 )
100MHz
900MHz
1.0
2.0
dB
NOTE:
1. All measurements include the effects of the D package SA630 Evaluation Board (see Figure 4B). Measurement system impedance is 50
.
2. The placement of the AC bypass capacitor is critical to achieve these specifications. See the applications section for more details.
AC ELECTRICAL CHARACTERISTICS1 - N PACKAGE
VDD = +5V, TA = 25°C; all other characteristics similar to the D-Package, unless otherwise stated.
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
SA630
UNITS
MIN
TYP
MAX
S21, S12
Insertion loss (ON channel)
DC - 100MHz
500MHz
900MHz
1
1.4
2.5
dB
S21, S12
Isolation (OFF channel)
10MHz
100MHz
500MHz
900MHz
58
68
50
37
15
dB
NF
Noise figure (ZO = 50 )
100MHz
900MHz
1.0
2.5
dB
NOTE:
1. All measurements include the effects of the N package SA630 Evaluation Board (see Figure 4C). Measurement system impedance is 50
.
APPLICATIONS
The typical applications schematic and printed circuit board layout of
the SA630 evaluation board is shown in Figure 4. The layout of the
board is simple, but a few cautions need to be observed. The input
and output traces should be 50
. The placement of the AC bypass
capacitor is
extremely critical if a symmetric isolation between the
two channels is desired. The trace from Pin 7 should be drawn back
towards the package and then be routed downwards. The capacitor
should be placed straight down as close to the device as practical.
For better isolation between the two channels at higher frequencies,
it is also advisable to run the two output/input traces at an angle.
This also minimizes any inductive coupling between the two traces.
The power supply bypass capacitor should be placed close to the
device. Figure 10 shows the frequency response of the SA630.
The loss matching between the two channels is excellent to 1.2GHz
as shown in Figure 13.
相關(guān)PDF資料
PDF描述
935277468118 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO8
935052500602 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO8
935052500118 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO8
935278155557 SPECIALTY CONSUMER CIRCUIT, PBGA456
935278338557 SPECIALTY CONSUMER CIRCUIT, PBGA456
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935277864112 制造商:NXP Semiconductors 功能描述:IC CPU
935278818112 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube
935280517132 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON
935281751112 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP
935281751118 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP