- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36343 > 935272702551 (NXP SEMICONDUCTORS) 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | 935272702551 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, SOT-486-1, LQFP-144 |
| 文件頁數(shù)： | 10/61頁 |
| 文件大?。?/td> | 326K |
| 代理商： | 935272702551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
2004 May 18
18
Philips Semiconductors
Product specication
Triple 8-bit video ADC up to 270 Msps
TDA8754
The coast signal may be active either HIGH or LOW by
setting bit COS.
It is possible to control the phase of the ADC clock via the
I2C-bus with the included digital phase-shift controller. The
phase register (5 bits) enables to shift the phase by steps
of 11.25 deg.
The PLL also provides a CKDATA clock. This clock is
synchronized with the data outputs whatever the output
mode is.
It is possible to delay the CKDATA clock with a constant
delay (t = 2 ns compared to the outputs) by setting
bit CKDD = 1. Moreover, it is possible to invert this output
by setting bit CKDATINV = 1.
When the PLL reference signal comes from the separator,
the PLL rising edge must be preferably used in order to not
use the PLL coast mode. It should be noted that the
HSYNCO output of the sync separator is always a mostly
low signal, whatever is the polarity of the composite sync
input. The VSYNCO output signal of the sync separator is
also mostly low signal. It is at a high state during the
vertical blanking.
8.5
Sync-on-green
When the SOG input is selected (bit SOGSEL = 1), the
SOG charge pump current bits SOGI[1:0] should be
programmed in function of the input signal; see Table 1.
A hum remover is implemented in the SOG. It removes
completely the hum perturbation on the first or second
edge of the horizontal sync pulse for digital video input like
VESA, and on the second edge only for analog video input
signal like TV or HDTV.
The maximum hum perturbation is 250 mV (p-p) at 60 Hz
to have a correct SOG functionality.
Table 1
Charge pump current programming; note 1
Note
1. Definitions:
Tvideo = total time in 2 frames when video signal is strictly superior to black level.
Tline = total time of 2 frames.
Tsync = total time in 2 frames when the video signal is strictly inferior to black level.
BITS SOGI[1:0]
MAXIMUM VALUE
Tvideo / Tline
MAXIMUM VALUE
Tsync / Tline
STANDARD
00
83.5 %
14.8 %
TV standards and non-VESA standards
01
86.0 %
12.6 %
all TV, HDTV and VESA standards
10
90.5 %
8.6 %
HDTV standards or non-VESA standards
11
test mode
8.6
Programmable coast
When the values of PRECOAST[2:0] = 0 and
POSTCOAST[4:0] = 0, the coast pulse equals the Vsync
input.
When an interlaced signal is used, the regenerated coast
pulse width may vary from one frame to another of one
Hsync pulse. In that case, the programmed value of
PRECOAST[2:0] needs to be increased by one compared
to the expected minimum number of Hsync coast pulses
before the vertical sync signal.
8.7
Data enable
This signal qualifies the active data period on the
horizontal line. Pin DEO = HIGH during the active display
time and LOW during the blank time. The start of this
signal can be adjusted with bits HSYNCL[9:0] and
HBACKL[9:0]. The length of this signal can be adjusted
with bits HDISPL[11:0].
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935272704518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935273871551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272702518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272704551 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 935272703518 | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935275527134 | 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP |
| 935277864112 | 制造商:NXP Semiconductors 功能描述:IC CPU |
| 935278818112 | 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube |
| 935280517132 | 制造商:NXP Semiconductors 功能描述:IC TRANSLATING BUFFER 6XSON |
| 935281751112 | 制造商:NXP Semiconductors 功能描述:IC BUFFER/DVR 16BIT 3ST 48TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。