參數(shù)資料
型號: 935272026125
廠商: NXP SEMICONDUCTORS
元件分類: 門電路
英文描述: LVC/LCX/Z SERIES, 2-INPUT XOR GATE, PDSO5
封裝: PLASTIC, SOT-753, SC-74A, 5 PIN
文件頁數(shù): 18/19頁
文件大?。?/td> 137K
代理商: 935272026125
2002 Nov 15
8
Philips Semiconductors
Product specication
2-input EXCLUSIVE-OR gate
74LVC1G86
AC CHARACTERISTICS
GND = 0 V; tr =tf ≤ 2.0 ns.
SYMBOL
PARAMETER
TEST CONDITIONS
MIN.
TYP.
MAX.
UNIT
WAVEFORMS
VCC (V)
Tamb = 40 to +85 °C
tPHL/tPLH
propagation delay
inputs A and B to
output Y
see Figs 5 and 6
1.65 to 1.95
1.0
3.7
9.9
V
2.3 to 2.7
0.5
2.5
5.5
V
2.7
0.5
2.8
5.8
V
3.0 to 3.6
0.5
2.3
5.0
V
4.5 to 5.5
0.5
1.9
4.0
V
Tamb = 40 to +125 °C
tPHL/tPLH
propagation delay
inputs A and B to
output Y
see Figs 5 and 6
1.65 to 1.95
1.0
13.0
V
2.3 to 2.7
0.5
7.0
V
2.7
0.5
7.5
V
3.0 to 3.6
0.5
6.5
V
4.5 to 5.5
0.5
5.5
V
AC WAVEFORMS
handbook, halfpage
MNA041
tPHL
tPLH
VM
A, B input
Y output
Fig.5 The inputs A and B to output Y propagation delay times.
VOL and VOH are typical output voltage drop that occur with the output load.
VCC
VM
INPUT
VI
tr =tf
1.65 to 1.95 V
0.5
× VCC VCC
≤ 2.0 ns
2.3 to 2.7 V
0.5
× V
CC
VCC
≤ 2.0 ns
2.7 V
1.5 V
2.7 V
≤ 2.5 ns
3.0 to 3.6 V
1.5 V
2.7 V
≤ 2.5 ns
4.5 to 5.5 V
0.5
× V
CC
VCC
≤ 2.5 ns
相關(guān)PDF資料
PDF描述
935268824125 LVC/LCX/Z SERIES, 2-INPUT XOR GATE, PDSO5
935268885112 PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
935268886112 PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
935268886118 PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
0803-1439-00 DSL Network Module RADSL-LP CO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935272043518 制造商:NXP Semiconductors 功能描述:IC SM
935272240128 制造商:NXP Semiconductors 功能描述:IC LED DRIVER BLINKER 16-HVQFN
935275527134 制造商:NXP Semiconductors 功能描述:IC BUS SWITCH OCTAL QUAD 20TSSOP
935277864112 制造商:NXP Semiconductors 功能描述:IC CPU
935278818112 制造商:NXP Semiconductors 功能描述:LCD DRVR 20DIGIT 2.5V/3.3V/5V 56-Pin VSO Tube