參數(shù)資料
型號: 935271788125
廠商: NXP SEMICONDUCTORS
元件分類: 門電路
英文描述: LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5
封裝: PLASTIC, SOT-753, SC-74A, 5 PIN
文件頁數(shù): 9/16頁
文件大?。?/td> 78K
代理商: 935271788125
2002 Oct 02
2
Philips Semiconductors
Product specication
Single inverter
74LVC1G04
FEATURES
Wide supply voltage range from 1.65 to 5.5 V
High noise immunity
Complies with JEDEC standard:
– JESD8-7 (1.65 to 1.95 V)
– JESD8-5 (2.3 to 2.7 V)
– JESD8B/JESD36 (2.7 to 3.6 V).
±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance ≤250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from 40 to +125 °C.
DESCRIPTION
The 74LVC1G04 is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
Input can be driven from either 3.3 or 5 V devices. These
features allow the use of these devices in a mixed
3.3 and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant
for slower input rise and fall time.
This device is fully specified for partial power-down
applications using Ioff. The Ioff circuitry disables the output,
preventing the damaging backflow current through the
device when it is powered down.
The 74LVC1G04 provides the inverting buffer.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf ≤ 2.5 ns.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD × VCC2 × fi +(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
propagation delay input A to output Y
VCC = 1.8 V; CL = 30 pF; RL =1k
3ns
VCC = 2.5 V; CL = 30 pF; RL = 500
2ns
VCC = 2.7 V; CL = 50 pF; RL = 500
2.3
ns
VCC = 3.3 V; CL = 50 pF; RL = 500
2ns
VCC = 5.0 V; CL = 50 pF; RL = 500
1.6
ns
CI
input capacitance
5
pF
CPD
power dissipation capacitance per buffer
VCC = 3.3 V; notes 1 and 2
14
pF
相關PDF資料
PDF描述
0802-1000-33 ISDN / ADSL CO Splitter Filter
935268595115 LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5
935268595118 LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5
935268595125 LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5
935272019125 LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO5
相關代理商/技術參數(shù)
參數(shù)描述
935271933518 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933551 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933557 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271937518 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935271937551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA