- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24826 > 935271654125 (NXP SEMICONDUCTORS) AHC SERIES, 1-INPUT INVERT GATE, PDSO5 PDF資料下載
參數(shù)資料
| 型號： | 935271654125 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 門電路 |
| 英文描述： | AHC SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 封裝： | PLASTIC, SOT-753, SC-74A, 5 PIN |
| 文件頁數(shù)： | 15/16頁 |
| 文件大小： | 81K |
| 代理商： | 935271654125 |
2002 Oct 02
8
Philips Semiconductors
Product specication
Inverter with open-drain output
74AHC1G06; 74AHCT1G06
AC WAVEFORMS
handbook, full pagewidth
MNA587
tPLZ
VOL + 0.3 V
A input
Y output
VI
VCC
VM
(1)
VOL
GND
tPZL
VM
(2)
Fig.5 The input A to output Y propagation delays.
FAMILY
VI INPUT
REQUIREMENTS
VM(1)
INPUT
VM(2)
OUTPUT
AHC1G
GND to VCC
50% VCC
AHCT1G
GND to 3.0 V
1.5 V
50% VCC
handbook, full pagewidth
open
GND
VCC
VI
VO
MNA232
D.U.T.
CL
RT
RL =
1000
PULSE
GENERATOR
S1
Fig.6 Load circuitry for switching times.
Definitions for test circuit:
CL = Load capacitance including jig and probe capacitance (see Chapter “AC characteristics”).
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
TEST
S1
tPLH/tPHL
open
tPLZ/tPZL
VCC
tPHZ/tPZH
GND
相關PDF資料 |
PDF描述 |
|---|---|
| 935267474118 | AHCT/VHCT SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935267473165 | AHC SERIES, 1-INPUT INVERT GATE, PDSO5 |
| 935267636112 | SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| 935267636118 | SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| 935267751118 | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 935271933518 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933551 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933557 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271937518 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935271937551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。