參數(shù)資料
型號: 935271488112
廠商: NXP SEMICONDUCTORS
元件分類: 總線收發(fā)器
英文描述: AVC SERIES, 18 1-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝: 4.40 MM, PLASTIC, MO-194, SOT-481-2, TVSOP-56
文件頁數(shù): 10/12頁
文件大小: 119K
代理商: 935271488112
Philips Semiconductors
Product data
74AVC16835A
18-bit registered driver with
Dynamic Controlled Outputs
(3-State)
2002 Mar 15
7
AC WAVEFORMS FOR VCC = 3.0 V TO 3.6 V
RANGE
VM = 0.5 VCC
VX = VOL + 0.300 V
VY = VOH – 0.300 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
VI = VCC
AC WAVEFORMS FOR VCC = 2.3 V TO 2.7 V AND
VCC < 2.3 V RANGE
VM = 0.5 VCC
VX = VOL + 0.15 V
VY = VOH – 0.15 V
VOL and VOH are the typical output voltage drop that occur with the
output load.
VI = VCC
An
INPUT
tPHL
tPLH
VOL
VI
GND
VOH
Yn
OUTPUT
SH00132
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 1. Input (An) to output (Yn) propagation delay
LE INPUT
Yn OUTPUT
VI
GND
VOH
VOL
tPHL
tPLH
tW
SH00134
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7V
Waveform 2. Latch enable input (LE) pulse width, the latch
enable input to output (Yn) propagation delays.
CP INPUT
Yn OUTPUT
VI
GND
VOH
VOL
tPHL
tPLH
tW
1/fMAX
SH00135
VM
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 3. The clock (CP) to Yn propagation delays, the
clock pulse width and the maximum clock frequency.
An
INPUT
LE
INPUT
tSU
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
tSU
th
VI
GND
VI
GND
SH00133
VM
VM = 0.5VCC at VCC = 2.3 to 2.7V
Waveform 4. Data set-up and hold times for the An input to the
LE input
VI
GND
An INPUT
VI
GND
VOH
Yn OUTPUT
VOL
CP INPUT
tsu
th
tsu
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
SH00136
VM
VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 5. Data set-up and hold times for the An input to the
clock CP input
tPLZ
tPZL
VI
nOE INPUT
GND
VCC
OUTPUT
LOW-to-OFF
OFF-to-LOW
VOL
VOH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
tPHZ
VM
tPZH
VX
VY
SH00137
NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V
Waveform 6. 3-State enable and disable times
相關(guān)PDF資料
PDF描述
935267932118 AVC SERIES, 18 1-BIT DRIVER, TRUE OUTPUT, PDSO56
935271530112 LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
935271530118 LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
935271531112 LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
935271531118 LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935271933518 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933551 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933557 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271937518 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935271937551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA