- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄24834 > 935271209112 (NXP SEMICONDUCTORS) 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935271209112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-355-1, TSSOP-24 |
| 文件頁(yè)數(shù)： | 12/14頁(yè) |
| 文件大?。?/td> | 112K |
| 代理商： | 935271209112 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)
Philips Semiconductors
Product data
PCA9548
8-channel I2C switch with reset
2002 Feb 19
7
Acknowledge
The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits
is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an
extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock
pulse, set-up and hold times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of
the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.
DATA OUTPUT
BY TRANSMITTER
SCL FROM
MASTER
SW00368
DATA OUTPUT
BY RECEIVER
12
89
S
START condition
clock pulse for
acknowledgement
acknowledge
not acknowledge
Figure 9. Acknowledgement on the I2C-bus
S
SDA
0A
A
1
0
A2
A1
A0
SLAVE ADDRESS
start condition
R/W
acknowledge
from slave
acknowledge
from slave
B0
CONTROL REGISTER
B4
P
SW01032
B1
B5
B2
B6
B3
B7
Figure 10. WRITE control register
SDA
S1
A
NA
1
0
A2
A1
A0
start condition
R/W
acknowledge
from slave
CONTROL REGISTER
P
stop condition
last byte
SW01033
SLAVE ADDRESS
no acknowledge
from master
B0
B4
B1
B5
B2
B6
B3
B7
Figure 11. READ control register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935271210118 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 |
| 935271210112 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 |
| 935271264557 | 4000/14000/40000 SERIES, 10 1-BIT DRIVER, TRUE OUTPUT, PBGA64 |
| 935271264551 | 4000/14000/40000 SERIES, 10 1-BIT DRIVER, TRUE OUTPUT, PBGA64 |
| 935271264518 | 4000/14000/40000 SERIES, 10 1-BIT DRIVER, TRUE OUTPUT, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935271394518 | 制造商:NXP Semiconductors 功能描述:IC MCU ARM 20TSSOP |
| 935271933518 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933551 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933557 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271937518 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。