- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24834 > 935271208118 (NXP SEMICONDUCTORS) 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935271208118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16 |
| 封裝： | 3.90 MM, PLASTIC, MS-012, SOT-109-1, SO-16 |
| 文件頁數(shù)： | 9/14頁 |
| 文件大?。?/td> | 105K |
| 代理商： | 935271208118 |
Philips Semiconductors
Product data
PCA9546
4-channel I2C switch with reset
2002 Feb 19
4
DEVICE ADDRESSING
Following a START condition the bus master must output the
address of the slave it is accessing. The address of the PCA9546 is
shown in Figure 3. To conserve power, no internal pullup resistors
are incorporated on the hardware selectable address pins and they
must be pulled HIGH or LOW.
A1 A0
0A2
SW00915
1
R/W
FIXED
HARDWARE SELECTABLE
Figure 3. Slave address
The last bit of the slave address defines the operation to be
performed. When set to logic 1, a read is selected while a logic 0
selects a write operation.
CONTROL REGISTER
Following the successful acknowledgement of the slave address,
the bus master will send a byte to the PCA9546, which will be stored
in the control register. If multiple bytes are received by the
PCA9546, it will save the last byte received. This register can be
written and read via the I2C bus.
SW00949
CHANNEL SELECTION BITS
(READ/WRITE)
6
5
4
2
1
0
7
3
CHANNEL 0
CHANNEL 1
CHANNEL 2
CHANNEL 3
X
B3
B2
B1
B0
Figure 4. Control register
CONTROL REGISTER DEFINITION
One or several SCx/SDx downstream pair, or channel, is selected
by the contents of the control register. This register is written after
the PCA9546 has been addressed. The 2 LSBs of the control byte
are used to determine which channel is to be selected. When a
channel is selected, the channel will become active after a stop
condition has been placed on the I2C bus. This ensures that all
SCx/SDx lines will be in a HIGH state when the channel is made
active, so that no false conditions are generated at the time of
connection.
Table 1. Control Register; Write — Channel Selection/
Read — Channel Status
D7
D6
D5
D4
B3
B2
B1
B0
COMMAND
X
0
Channel 0
disabled
X
1
Channel 0
enabled
X
0
X
Channel 1
disabled
X
1
X
Channel 1
enabled
X
0
X
Channel 2
disabled
X
1
X
Channel 2
enabled
X
0
X
Channel 3
disabled
X
1
X
Channel 3
enabled
NOTE: Several channels can be enabled at the same time.
Ex: B3 = 0, B2 = 1, B1 = 1, B0 = 0, means that channel 0 and 3 are
disabled and channel 1 and 2 are enabled.
Care should be taken not to exceed the maximum bus capacity.
RESET INPUT
The RESET input is an active-LOW signal which may be used to
recover from a bus fault condition. By asserting this signal LOW for
a minimum of tWL, the PCA9546 will reset its registers and I2C state
machine and will deselect all channels. The RESET input must be
connected to VDD through a pull-up resistor.
POWER-ON RESET
When power is applied to VDD, an internal Power On Reset holds
the PCA9546 in a reset state until VDD has reached VPOR. At this
point, the reset condition is released and the PCA9546 registers and
I2C state machine are initialized to their default states, all zeroes
causing all the channels to be deselected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935271221118 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16 |
| 935271209112 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 |
| 935271210118 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 |
| 935271210112 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO24 |
| 935271264557 | 4000/14000/40000 SERIES, 10 1-BIT DRIVER, TRUE OUTPUT, PBGA64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935271394518 | 制造商:NXP Semiconductors 功能描述:IC MCU ARM 20TSSOP |
| 935271933518 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933551 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933557 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271937518 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。