參數(shù)資料
型號(hào): 935270941115
廠商: NXP SEMICONDUCTORS
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
封裝: 1.50 MM, PLASTIC, SOT-23, SOT-25, SO-5
文件頁數(shù): 13/24頁
文件大?。?/td> 238K
代理商: 935270941115
Philips Semiconductors
Product data
SA56615-XX;
SA56616-XX
CMOS system reset with adjustable delay time
2002 Mar 25
20
APPLICATION INFORMATION
The SA56615-XX differs from the SA56616-XX in that it requires a
VOUT (RESET) pull-up resistor from pin 1 to VDD. Typical value for
RPU, the pull-up resistor, is 470 k.
The reset delay time is the duration measured from the time VDD
exceeds the upper detection threshold (VSH) and when reset
release occurs (VOUT or RESET goes HIGH).
Figures 76 and 77 show typical application circuits for the
SA56615-XX and SA56616-XX in which the delay time is externally
adjusted by a capacitor connected from CD (pin 5) to ground. The
delay time may be varied from 150 ns to 1 second with the
appropriate external capacitor. Typical capacitor value is from
100 pF to 1
F. Refer to “Delay time versus CD” in Typical
Performance Curves for the various detection threshold voltages.
The delay time is approximated by
tD 1.2 × RD × CD
where:
RD is CD pin resistance (typically 1 M)
CD is the external delay time capacitor
The CD (delay pin) threshold voltage, VTCD is typically 0.5 × VDD.
Figures 78 and 79 show the test circuits that are used to measure
the reset delay time of the SA56615-XX and SA56616-XX
respectively. The delay diagrams indicate how the measurement is
to be made. The input voltage, VIN is switched from VSH + 2.0 V to
0.7 V. The delay time is measured from the falling edge of VIN to
where the CD (delay pin) threshold voltage is 0.5 × VDD.
VIN
2
1
3
5
SA56615-XX
OUT
GND
CD
VDD
LOGIC
SYSTEM
RESET
VDD
SL01596
RPU
Figure 76. SA56615-XX application circuit.
SL01597
VIN
2
1
3
5
SA56616-XX
OUT
GND
CD
VDD
LOGIC
SYSTEM
RESET
VDD
Figure 77. SA56616-XX application circuit.
VIN
2
1
3
5
SA56615-XX
OUT
GND
CD
VDD
+5 V
470 k
CD
SL01601
VSH +2.0 V
0.7 V
GND
50%
INPUT VOLTAGE
OUTPUT VOLTAGE
100%
Figure 78. SA56615-XX delay time, tD test circuit and diagram.
VIN
2
1
3
5
SA56616-XX
OUT
GND
CD
VDD
CD
SL01602
VSH +2.0 V
0.7 V
GND
50%
INPUT VOLTAGE
OUTPUT VOLTAGE
100%
Figure 79. SA56616-XX delay time, tD test circuit and diagram.
相關(guān)PDF資料
PDF描述
935270950115 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
935270932115 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
935270962115 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
935270937115 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
935270945115 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935271394518 制造商:NXP Semiconductors 功能描述:IC MCU ARM 20TSSOP
935271933518 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933551 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271933557 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA
935271937518 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA