- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24832 > 935270330112 (NXP SEMICONDUCTORS) 3 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935270330112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | 3 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20 |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 110K |
| 代理商： | 935270330112 |
Philips Semiconductors
Product data
PCA9560
Dual 5-bit multiplexed 1-bit latched I2C EEPROM
2002 May 24
7
CHARACTERISTICS OF THE I2C-BUS
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line
(SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may
be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as
changes in the data line at this time will be interpreted as control signals (see Figure 3).
SDA
SCL
SW00363
data line
stable;
data valid
change
of data
allowed
Figure 3. Bit transfer
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined
as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 4).
System configuration
A device generating a message is a ‘transmitter’, a device receiving is the ‘receiver’. The device initiates a transfer is the ‘master’ and the
devices which are controlled by the master are the ‘slaves’ (see Figure 5).
SDA
SCL
SW00365
S
P
SDA
SCL
START condition
STOP condition
Figure 4. Definition of start and stop conditions
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
SW00366
I2C
MULTIPLEXER
SLAVE
Figure 5. System configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935270341115 | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5 |
| 935269675115 | 5 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5 |
| 935269674115 | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5 |
| 935269672115 | 2.8 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5 |
| 935269673115 | 3 V FIXED POSITIVE LDO REGULATOR, 0.2 V DROPOUT, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
| 935270793557 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。