- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24831 > 935269733112 (NXP SEMICONDUCTORS) ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | 935269733112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 封裝： | 7.50 MM, PLASTIC, MS-013, SOT-163-1, SO-20 |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 86K |
| 代理商： | 935269733112 |
2002 Feb 26
2
Philips Semiconductors
Product specication
Octal D-type ip-op; positive edge-trigger;
3-state
74ALVC374
FEATURES
Wide supply voltage range from 1.65 to 3.6 V
Complies with JEDEC standard:
JESD8-7 (1.65 to 1.95 V)
JESD8-5 (2.3 to 2.7 V)
JESD8B/JESD36 (2.7 to 3.6 V).
3.6 V tolerant inputs/outputs
CMOS LOW power consumption
Direct interface with TTL levels (2.7 to 3.6 V)
Power-down mode
Latch-up performance exceeds ≤250 mA
ESD protection:
2000 V Human Body Model (JESD22-A 114-A)
200 V Machine Model (JESD22-A 115-A).
DESCRIPTION
The 74ALVC374 is a high-performance, low-power,
low-voltage, Si-gate CMOS device and superior to most
advanced CMOS compatible TTL families.
The 74ALVC374 is an octal D-type flip-flop featuring
separate D-type inputs for each flip-flop and 3-state
outputs for bus oriented applications. A clock (CP) input
and an output enable (OE) input are common to all
flip-flops.
The eight flip-flops will store the state of their individual
D-inputs that meet the set-up and hold times requirements
on the LOW-to-HIGH CP transition.
When OE is LOW, the contents of the eight flip-flops is
available at the outputs. When OE is HIGH, the outputs go
to the high-impedance OFF-state. Operation of the
OE input does not affect the state of the flip-flops.
The ‘374’ is functionally identical to the ‘574’, but the ‘574’
has a different pin arrangement.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C.
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD × VCC2 × fi +(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts.
2. The condition is VI = GND to VCC.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
propagation delay CP to Qn
VCC = 1.8 V; CL = 30 pF; RL =1k
3.1
ns
VCC = 2.5 V; CL = 30 pF; RL = 500
2.3
ns
VCC = 2.7 V; CL = 50 pF; RL = 500
2.5
ns
VCC = 3.3 V; CL = 50 pF; RL = 500
2.5
ns
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per buffer
VCC = 3.3 V; notes 1 and 2
outputs enable
21
pF
outputs disabled
13
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935269733118 | ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 935269734118 | ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 935269734112 | ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 935269735112 | ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 |
| 935269735118 | ALVC/VCX/A SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。