- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24834 > 935268831112 (NXP SEMICONDUCTORS) POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935268831112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| 封裝： | 6.10 MM, PLASTIC, MO-153, SOT-646-1, TSSOP-64 |
| 文件頁(yè)數(shù)： | 13/14頁(yè) |
| 文件大?。?/td> | 108K |
| 代理商： | 935268831112 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)
Philips Semiconductors
Product data
SSTV16859
2.5 V 13-bit to 26-bit SSTL_2
registered buffer for stacked DDR DIMM
2002 Feb 19
8
TIMING REQUIREMENTS
Over recommended operating conditions; Tamb = 0 to +70 °C (unless otherwise noted) (see Figure 1)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
VDD = 2.5 V ±0.2 V
UNIT
MIN
MAX
fclock
Clock frequency
—
200
MHz
tw
Pulse duration, CK, CK HIGH or LOW
2.5
—
ns
tact
Differential inputs active time
Notes 1, 2
—
22
ns
tinact
Differential inputs inactive time
Notes 1, 3
—
22
ns
t
Setup time, fast slew rate
(see Notes 4 and 6)
Data before CK
↑ CK↓
0.75
ns
tsu
Setup time, slow slew rate
(see Notes 5 and 6)
Data before CK
↑, CK↓
0.9
ns
t
Hold time, fast slew rate
(see Notes 4 and 6)
Data after CK
↑ CK↓
0.75
ns
th
Hold time, slow slew rate
(see Notes 5 and 6)
Data after CK
↑, CK↓
0.9
ns
tSL
Output slew
1
6
V/ns
NOTES:
1. This parameter is not necessarily production tested.
2. Data inputs must be below a minimum time of tact max, after RESET is taken high.
3. Data and clock inputs must be held at valid levels (not floating) a minimum time of tinact max, after RESET is taken low.
4. For data signal input slew rate
≥ 1 V/ns.
5. For data signal input slew rate
≥ 0.5 V/ns and < 1 V/ns.
6. CK, CK signals input slew rates are
≥ 1 V/ns.
SWITCHING CHARACTERISTICS
Over recommended operating conditions; Tamb = 0 to +70 °C; VDD = 2.3 – 2.7 V.
Class I, VREF = VTT = VDD × 0.5 and CL = 10 pF (unless otherwise noted) (see Figure 1)
O
LIMITS
SYMBOL
FROM
(INPUT)
TO
(OUTPUT)
VDD = 2.5 V ±0.2 V
UNIT
(INPUT)
(OUTPUT)
MIN
MAX
fmax
200
—
MHz
tpd
CK and CK
Q
1.1
2.8
ns
tPHL
RESET
Q
1.1
5
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935271266157 | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PQCC56 |
| 935268831118 | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| 08051C103MA74A | General Specifications |
| 935271285112 | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO14 |
| 935271407115 | LINE TRANSCEIVER, PBCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。