- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24824 > 935267487512 (NXP SEMICONDUCTORS) 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935267487512 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 |
| 封裝： | 7.50 MM, PLASTIC, MS-013AC, SOT-163-1, SOP-20 |
| 文件頁(yè)數(shù)： | 19/69頁(yè) |
| 文件大?。?/td> | 352K |
| 代理商： | 935267487512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
Philips Semiconductors
Preliminary specification
87LPC768
Low power, low price, low pin count (20 pin) microcontroller with
4 kB OTP 8-bit A/D, Pulse Width Modulator
2000 May 02
24
Table 3. Interaction of TIRUN with SLAVEN, MASTRQ, and MASTER
SLAVEN,
MASTRQ,
MASTER
TIRUN
OPERATING MODE
All 0
0
The I2C interface is disabled. Timer I is cleared and does not run. This is the state assumed after a reset. If an I2C
application wants to ignore the I2C at certain times, it should write SLAVEN, MASTRQ, and TIRUN all to zero.
All 0
1
The I2C interface is disabled.
Any or all 1
0
The I2C interface is enabled. The 3 low-order bits of Timer I run for min-time generation, but the hi-order bits do
not, so that there is no checking for I2C being “hung.” This configuration can be used for very slow I2C operation.
Any or all 1
1
The I2C interface is enabled. Timer I runs during frames on the I2C, and is cleared by transitions on SCL, and by
Start and Stop conditions. This is the normal state for I2C operation.
Table 4. CT1, CT0 Values
CT1, CT0
Min Time Count
(Machine Cycles)
CPU Clock Max
(for 100 kHz I2C)
Timeout Period
(Machine Cycles)
1 0
7
8.4 MHz
1023
0 1
6
7.2 MHz
1022
0 0
5
6.0 MHz
1021
1 1
4
4.8 MHz
1020
Interrupts
The 87LPC768 uses a four priority level interrupt structure. This
allows great flexibility in controlling the handling of the 87LPC768’s many
interrupt sources. The 87LPC768 supports up to 13 interrupt sources.
Each interrupt source can be individually enabled or disabled by
setting or clearing a bit in registers IEN0 or IEN1. The IEN0
register also contains a global disable bit, EA, which disables all
interrupts at once.
Each interrupt source can be individually programmed to one of four
priority levels by setting or clearing bits in the IP0, IP0H, IP1, and
IP1H registers. An interrupt service routine in progress can be
interrupted by a higher priority interrupt, but not by another interrupt
of the same or lower priority. The highest priority interrupt service
cannot be interrupted by any other interrupt source. So, if two
requests of different priority levels are received simultaneously, the
request of higher priority level is serviced.
If requests of the same priority level are received simultaneously, an
internal polling sequence determines which request is serviced. This
is called the arbitration ranking. Note that the arbitration ranking is
only used to resolve simultaneous requests of the same priority level.
Table 3 summarizes the interrupt sources, flag bits, vector
addresses, enable bits, priority bits, arbitration ranking, and whether
each interrupt may wake up the CPU from Power Down mode.
Table 5. Summary of Interrupts
Description
Interrupt
Flag Bit(s)
Vector
Address
Interrupt
Enable Bit(s)
Interrupt
Priority
Arbitration
Ranking
Power Down
Wakeup
External Interrupt 0
IE0
0003h
EX0 (IEN0.0)
IP0H.0, IP0.0
1 (highest)
Yes
Timer 0 Interrupt
TF0
000Bh
ET0 (IEN0.1)
IP0H.1, IP0.1
4
No
External Interrupt 1
IE1
0013h
EX1 (IEN0.2)
IP0H.2, IP0.2
7
Yes
Timer 1 Interrupt
TF1
001Bh
ET1 (IEN0.3)
IP0H.3, IP0.3
10
No
Serial Port Tx and Rx
TI & RI
0023h
ES (IEN0.4)
IP0H.4, IP0.4
12
No
Brownout Detect
BOD
002Bh
EBO (IEN0.5)
IP0H.5, IP0.5
2
Yes
I2C Interrupt
ATN
0033h
EI2 (IEN1.0)
IP1H.0, IP1.0
5
No
KBI Interrupt
KBF
003Bh
EKB (IEN1.1)
IP1H.1, IP1.1
8
Yes
Comparator 2 interrupt
CMF2
0043h
EC2 (IEN1.2)
IP1H.2, IP1.2
11
Yes
Watchdog Timer
WDOVF
0053h
EWD (IEN0.6)
IP0H.6, IP0.6
3
Yes
A/D Converter
ADCI
005Bh
EAD (IEN1.4)
IP1H.4, IP1.4
6
Yes
Comparator 1 interrupt
CMF1
0063h
EC1 (IEN1.5)
IP1H.5, IP1.5
9
Yes
Timer 1 interrupt
–
0073h
ETI (IEN 1.7)
Ip1H.7, IP1.7
13 (lowest)
No
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 08-70-1028 | Crimp Socket Contact; Wire Size (AWG):28-22; Contact Material:Brass; Contact Plating:Tin |
| 08-70-1029 | Connector Contact,SKT,CRIMP Terminal |
| 08-70-1031 | Connector Contact,SKT,CRIMP Terminal |
| 08-70-1039 | Crimp Socket Contact; Wire Size (AWG):28-22; Contact Material:Phosphor Bronze; Contact Plating:Tin; Contact Termination:Crimp; For Use With:Molex 5264-N Series Shrouded Crimp Terminal Housings; Pack Quantity:1; Series:5263 |
| 08-70-1040 | Crimp Socket Contact; Wire Size (AWG):28-22; Contact Plating:Tin; Series:5263; Operating Temp. Min:-40 C; Pitch Spacing:2.5mm; Voltage Rating:250V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。