參數(shù)資料
型號: 935263933518
廠商: NXP SEMICONDUCTORS
元件分類: 總線收發(fā)器
英文描述: LVC/LCX/Z SERIES, 32 1-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96
封裝: 13.50 X 5.50 X 1.05 MM, PLASTIC, SOT-536-1, LFBGA-96
文件頁數(shù): 9/16頁
文件大?。?/td> 87K
代理商: 935263933518
1999 Sep 01
2
Philips Semiconductors
Product specication
32-bit bus transceiver with direction pin;
5 V tolerant; 3-state
74LVC32245A;
74LVCH32245A
FEATURES
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range of 1.2 to 3.6 V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
MULTIBYTE flow-trough standard pin-out architecture
Low inductance multiple power and ground pins for
minimum noise and ground bounce
Direct interface with TTL levels
Bus hold on data inputs (74LVCH32245A only)
Typical output ground bounce voltage:
VOLP <0.8VatVCC = 3.3 V; Tamb =25 °C
Typical output VOH undershoot voltage:
VOHV >2VatVCC = 3.3 V; Tamb =25 °C
Power-off disabled outputs, permitting live insertion
Plastic fine-pitch ball grid array package.
DESCRIPTION
The 74LVC(H)32245A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families. Inputs can be
driven from either 3.3 or 5 V devices. In 3-state operation,
outputs can handle 5 V. These features allow the use of
these devices in a mixed 3.3 and 5 V environment.
The 74LVC(H)32245A is a 32-bit transceiver featuring
non-inverting 3-state bus compatible outputs in both send
and receive directions. The 74LVC(H)32245A features two
output enable (nOE) inputs for easy cascading and two
send or receive (nDIR) inputs for direction control. nOE
controls the outputs so that the buses are effectively
isolated.
To ensure the high-impedance state during power-up or
power-down, input nOE should be tied to VCC through a
pull-up resistor; the minimum value of the resistor is
determined by the current-sinking capability of the driver.
The 74LVCH32245A bus hold data inputs eliminates the
need for external pull-up resistors to hold unused or
floating data inputs at a valid logic level (see Fig.2).
QUICK REFERENCE DATA
Ground = 0 V; Tamb =25 °C; tr =tf ≤ 2.5 ns.
Note
1. CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD × VCC2 × fi + Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in Volts;
Σ(CL × VCC2 × fo) = sum of the outputs.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
propagation delay
nAn to nBn;nBn to nAn
CL = 50 pF; VCC = 3.3 V
3.0
ns
CI
input capacitance
5.0
pF
CI/O
input/output capacitance
10
pF
CPD
power dissipation capacitance per
buffer
VI = GND to VCC; note 1
30
pF
相關PDF資料
PDF描述
935263933551 LVC/LCX/Z SERIES, 32 1-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96
935263933557 LVC/LCX/Z SERIES, 32 1-BIT TRANSCEIVER, TRUE OUTPUT, PBGA96
935263999118 AHC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16
935264000118 AHCT/VHCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16
935263999112 AHC SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16
相關代理商/技術參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP