參數(shù)資料
型號(hào): 935263513551
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64
封裝: PLASTIC, QFP-64
文件頁(yè)數(shù): 21/55頁(yè)
文件大?。?/td> 387K
代理商: 935263513551
1999 May 10
28
Philips Semiconductors
Preliminary specication
Universal Serial Bus (USB) CODEC
UDA1325
Table 23 ASR control register
START-UP BEHAVIOUR AND POWER MANAGEMENT
Start-up of the UDA1325
After power-on (of VDDA1), an internal Power-on reset signal becomes HIGH after a certain RC time. This RC time is
created by using the internal resistor (2
× 50 k) divider for creating the reference voltage for the FSDAC in combination
with the capacitor connected externally to the VREFDA pin. The FSDAC and the internal resistor divider are supplied by
VDDA1 and VSSA1. The RC time can be calculated using R = 25000 and C = Cref.
During 20 ms after Power-on reset becomes HIGH the UDA1325 has to initiate the internal registers. During this
initialisation, the user should prevent indicating the ‘connected’ status to the USB-host. This can be done by forcing the
DP-line LOW (i.e. via one of the GP pins).
Power Management
The total current drawn from the USB supply (for i.e. bus-powered operation of the UDA1325 application) must be less
than 500
A in suspend mode. In order to reach that low current target, the total power dissipation of the UDA1325 can
be reduced by disabling all internal clocks and switching off all internal analog modules.
Important note: In order to make use of power reduction (Power-down mode) and be able to restart after power-down, a
number of precautions must be taken!
ADDRESS
REGISTER
COMMENTS
BIT
VALUE
2000h
ASR control register
robust word clock
7
0 = off (not recommended)
1 = on (recommended)
serial I2S-bus output format
digital I/O interface
6 and 5
00 = I2S-bus
01 = 16-bit LSB justied
10 = 18-bit LSB justied
11 = 20-bit LSB justied
phase inversion (on right mono
output)
4
0 = mono phase inversal off
1 = mono phase inversal on
bits per sample modi
3 and 2
00 = reserved
01 = 8-bit audio
10 = 16-bit audio
11 = 24-bit audio
mono or stereo operation
1
0 = mono
1 = stereo
ASR register start-up mode
0
0 = stop (e.g. at alternate
setting with bandwidth equal to
zero)
1=go
相關(guān)PDF資料
PDF描述
935263514112 SPECIALTY MICROPROCESSOR CIRCUIT, PDIP42
935265527518 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64
935263513518 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64
08-50-0415 Crimp Pin Contact; Contact Material:Brass; Contact Plating:Tin
08-56-0401 KK .044 Sq Pin 0.750 20 Gold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP