- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24809 > 935263011118 (NXP SEMICONDUCTORS) SPECIALTY TELECOM CIRCUIT, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | 935263011118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PDSO16 |
| 封裝： | PLASTIC, SOT-162, SO-16 |
| 文件頁數(shù)： | 3/33頁 |
| 文件大?。?/td> | 574K |
| 代理商： | 935263011118 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Philips Semiconductors
PCD3316
CIDCW receiver
Product specication
11 March 1999
11 of 30
9397 750 04824
Philips Electronics N.V. 1999. All rights reserved.
Unrestr
7.12.2
START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH is dened as the START condition
(S). A LOW-to-HIGH transition of the data line while the clock is HIGH is dened as a
STOP condition (P); see Figure 10.
7.12.3
Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must
remain stable during the HIGH period of the clock pulse as changes in the data line at
this time will be interpreted as a control signal; see Figure 11.
7.12.4
Acknowledge
The number of data bytes transferred between the START and the STOP conditions
from the transmitter to the receiver is unlimited. Each byte of eight bits is followed by
an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the
transmitter during which time the master generates an extra acknowledge-related
clock pulse.
A slave receiver which is addressed must generate an acknowledge after the
reception of each byte. Also a master receiver must generate an acknowledge after
the reception of each byte that has been clocked out of the slave transmitter.
Fig 9.
I2C-bus conguration.
MBA605
MASTER
TRANSMITTER /
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER /
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER /
RECEIVER
SDA
SCL
Fig 10. START and STOP conditions for the I2C-bus.
MBA608
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition
Fig 11. I2C-bus bit transfer.
MBA607
data line
stable;
data valid
change
of data
allowed
SDA
SCL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935263040118 | AHC SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| 935263041112 | AHC SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| 935263041118 | AHC SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| 935263040112 | AHC SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| 935263038118 | AHCT/VHCT SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。