- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24803 > 935262383512 (NXP SEMICONDUCTORS) 16-BIT, 30 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935262383512 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 30 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 35/55頁 |
| 文件大?。?/td> | 318K |
| 代理商： | 935262383512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
Philips Semiconductors
Preliminary specification
XA-S3
XA 16-bit microcontroller
32K/1K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),
I2C, 2 UARTs, 16 MB address range
2000 Mar 09
40
AC ELECTRICAL CHARACTERISTICS (3 V)
VDD = 2.7 V to 4.5 V; Tamb = 0 to +70°C for commercial, Tamb = –40°C to +85°C for industrial.
SYMBOL
FIGURE
PARAMETER
LIMITS
UNIT
SYMBOL
FIGURE
PARAMETER
MIN
MAX
UNIT
Address Cycle
tLHLL
26, 28, 30
ALE pulse width (programmable)
(V1 * tC) – 10
ns
tAVLL
26, 28, 30
Address valid to ALE de-asserted (set-up)
(V1 * tC) – 18
ns
tLLAX
26, 28, 30
Address hold after ALE de-asserted
(tC/2) – 12
ns
Code Read Cycle
tPLPH
26
PSEN pulse width
(V2 * tC) – 12
ns
tLLPL
26
ALE de-asserted to PSEN asserted
(tC/2) – 9
ns
tAVIVA
26
Address valid to instruction valid, ALE cycle (access time)
(V3 * tC) – 58
ns
tAVIVB
27
Address valid to instruction valid, non-ALE cycle (access time)
(V4 * tC) – 52
ns
tPLIV
26
PSEN asserted to instruction valid (enable time)
(V2 * tC) – 52
ns
tPHIX
26
Instruction hold after PSEN de-asserted
0
ns
tPHIZ
26
Bus 3-State after PSEN de-asserted
tC – 8
ns
tIXUA
26
Hold time of unlatched part of address after instruction latched
0
ns
Data Read Cycle
tRLRH
28
RD pulse width
(V7 * tC) – 12
ns
tLLRL
28
ALE de-asserted to RD asserted
(tC/2) – 9
ns
tAVDVA
28
Address valid to data input valid, ALE cycle (access time)
(V6 * tC) – 58
ns
tAVDVB
29
Address valid to data input valid, non-ALE cycle (access time)
(V5 * tC) – 52
ns
tRLDV
28
RD low to valid data in (enable time)
(V7 * tC) – 52
ns
tRHDX
28
Data hold time after RD de–asserted
0
ns
tRHDZ
28
Bus 3-State after RD de-asserted (disable time)
tC – 8
ns
tDXUA
28
Hold time of unlatched part of address after data latched
0
ns
Data Write Cycle
tWLWH
30
WR pulse width
(V8 * tC) – 12
ns
tLLWL
30
ALE falling edge to WR asserted
(V12 * tC) – 10
ns
tQVWX
30
Data valid before WR asserted (data set-up time)
(V13 * tC) – 28
ns
tWHQX
30
Data hold time after WR de-asserted (Note 6)
(V11 * tC) – 8
ns
tAVWL
30
Address valid to WR asserted (address set-up time) (Note 5)
(V9 * tC) – 28
ns
tUAWH
30
Hold time of unlatched part of address after WR is de-asserted
(V11 * tC) – 10
ns
Wait Input
tWTH
31
WAIT stable after bus strobe (RD, WR, or PSEN) asserted
(V10 * tC) – 40
ns
tWTL
31
WAIT hold after bus strobe (RD, WR, or PSEN) asserted
(V10 * tC) – 5
ns
NOTES ON PAGE 41.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935262383518 | 16-BIT, 30 MHz, MICROCONTROLLER, PQCC68 |
| 935262385518 | 16-BIT, 30 MHz, MICROCONTROLLER, PQFP80 |
| 07818 | SFS Relay DIN Socket |
| 935262449112 | LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 935262449118 | LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。