參數(shù)資料
型號(hào): 935261512512
廠商: NXP SEMICONDUCTORS
元件分類: 網(wǎng)絡(luò)接口
英文描述: DATACOM, INTERFACE CIRCUIT, PDSO14
封裝: 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
文件頁數(shù): 26/28頁
文件大?。?/td> 281K
代理商: 935261512512
TJA1054_4
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 24 September 2009
7 of 25
NXP Semiconductors
TJA1054
Fault-tolerant CAN transceiver
7.2 Low power modes
The transceiver provides three low power modes which can be entered and exited via
STB and EN (see Table 5 and Figure 3).
The sleep mode is the mode with the lowest power consumption. Pin INH is switched to
HIGH-impedance for deactivation of the external voltage regulator. Pin CANL is biased to
the battery voltage via pin RTL. If the supply voltage is provided, pins RXD and ERR will
signal the wake-up interrupt.
The standby mode operates in the same way as the sleep mode but with a HIGH level on
pin INH.
The power-on standby mode is the same as the standby mode, however, in this mode the
battery power-on ag is shown on pin ERR instead of the wake-up interrupt signal. The
output on pin RXD will show the wake-up interrupt. This mode is only for reading out the
power-on ag.
[1]
If the supply voltage VCC is present
[2]
Wake-up interrupts are released when entering normal operating mode.
[3]
A local or remote wake-up event will be signalled at the transceiver pins RXD and ERR if
VBAT =5.3 Vto27V.
[4]
In case the goto-sleep command was used before. When VCC drops, pin EN will become LOW, but due to
the fail-safe functionality this does not effect the internal functions.
[5]
VBAT power-on ag will be reset when entering normal operating mode.
Wake-up requests are recognized by the transceiver through two possible channels:
The bus lines for remote wake-up
Pin WAKE for local wake-up
In order to wake-up the transceiver remotely through the bus lines, a lter mechanism is
integrated. This mechanism makes sure that noise and any present bus failure conditions
do not result into an erroneous wake-up. Because of this mechanism it is not sufcient to
simply pull the CANH or CANL bus lines to a dominant level for a certain time. To
guarantee a successful remote wake-up under all conditions, a message frame with a
dominant phase of at least the maximum specied t(CANH) or t(CANL) in it is required.
Table 5.
Normal operating and low power modes
Mode
Pin STB
Pin EN
Pin ERR
Pin RXD
Pin RTL
switched
to
LOW
HIGH
LOW
HIGH
Goto-sleep
command
LOW
HIGH
wake-up
interrupt
wake-up
interrupt
signal[1][2][3]
VBAT
Sleep
LOW
Standby
LOW
Power-on
standby
HIGH
LOW
VBAT
power-on
wake-up
interrupt
signal[1][2][3]
VBAT
Normal
operating
HIGH
error ag
no error
ag
dominant
received
data
recessive
received
data
VCC
相關(guān)PDF資料
PDF描述
935261512518 DATACOM, INTERFACE CIRCUIT, PDSO14
935283238512 DATACOM, INTERFACE CIRCUIT, PDSO14
935283238518 DATACOM, INTERFACE CIRCUIT, PDSO14
935287979512 DATACOM, INTERFACE CIRCUIT, PDSO14
935287979518 DATACOM, INTERFACE CIRCUIT, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC