
l
Flow control using CTSN RTSN hardware handshaking
l
Automatic address detection in multi-drop mode
l
Three byte general purpose character recognition
l
Fast data bus, 30 ns data bus release time, 125 ns bus cycle time
l
Programmable interrupt priorities
l
Automatic identification of highest priority interrupt pending
l
Global interrupt and control registers ease setup and interrupt handling
l
Vectored interrupts with programmable interrupt vector formats
- Interrupt vector modified with channel number
- Interrupt vector modified with channel number and channel type
- Interrupt vector not modified
l
IACKN and DACKN signal pins
l
Watch dog timer for each receiver (64 receive clock counts)
l
Programmable Data Formats:
- 5 to 8 data bits plus parity
- Odd, even force or no parity
- 1, 1.5 or 2 stop bits
l
Flexible baud rate selection for receivers and transmitters:
- 22 fixed rates; 50 - 230.4K baud or 100 to 460.8K baud
- Additional non–standard rates to 500K baud with internal generators
- Two reload-counters provide additional programmable baud rate generation
- External 1x or 16x clock inputs
- Simplified baud rate selection
l
1 MHz 1x and 16x data rates full duplex all channels.
l
Parity, framing and overrun error detection
l
False start bit detection
l
Line break detection and generation
l
Programmable channel mode
- Normal(full duplex)
- Diagnostic modes
automatic echo
local loop back
emote loop back
l
Four I/O ports per UART for modem controls, clocks, RTSN, I/O etc.
- All I/O ports equipped with ”Change of State Detectors”
l
Two global inputs and two global outputs for general purpose I/O
l
Power down mode
l
On chip crystal oscillator, 2–8 MHz
l
TTL input levels. Outputs switch between full V
CC and VSS
l
High speed CMOS technology
l
84 pin PLCC
l
100 pin LQFP
Datasheet