- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36337 > 935261222557 (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935261222557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, SOT-319, QFP-64 |
| 文件頁數(shù)： | 28/36頁 |
| 文件大?。?/td> | 203K |
| 代理商： | 935261222557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
After carrier recovery, half Nyquist filtering and symbol timing recovery, adaptive equalization is performed based on the use of the ATSC
field sync (trained equalization) and/or the 8-VSB data itself (blind equalization). The adaptive equalizer uses a DFE structure.
After trellis decoding, the stream is de-interleaved with a convolutional de-interleaver (interleaving depth 52). The memory for de-
interleaving is on-chip. The Reed Solomon decoder is ATSC-compliant with a length of 207 and can correct up to 10 bytes. The decoded
stream is de-randomized using a Pseudo Random Bit Sequence (PRBS). Finally the data is passed to a First-In, First-Out (FIFO) register
that prevents the appearance of irregular gaps in the output data.
The output of the TDA8960 is an ATSC-compliant MPEG-2 packet stream together with a clock. Furthermore some signal flags are
provided to indicate the sync bytes and the valid data bytes. Uncorrected blocks are also indicated.
The 8-bit wide MPEG-2 stream can be applied to an MPEG-2 transport demultiplexer.
General features
l
One-chip Advanced Television Systems Committee (ATSC)-compliant demodulator and concatenated trellis (Viterbi)/Reed Solomon
decoder with de-interleaver and de-randomizer
l
0.4 m process
l
3.3 V device
l
64-lead QFP64 package
l
Boundary scan test
l
Output format: 8-bit wide bus.
8-VSB demodulator
l
On-chip digital circuitry for tuner Automatic Gain Control (AGC)
l
Square root raised cosine filter with 11.5% roll-off factor
l
Fully internal carrier recovery loop
l
Mostly internal clock recovery and AGC loops with programmable loop filters
l
External indication of demodulator lock.
Adaptive equalizer
l
Feed forward including a Decision Feedback Equalizer (DFE) structure:
l
Range of -2.3 to +10.5 &#s
l
Adaptation based on ATSC field sync (trained) and/or 8-VSB data (blind)
l
Trellis (Viterbi) decoder
l
Rate 2/3 (Rate 1/2 Ungerboeck code based).
Reed Solomon decoder
Features
相關PDF資料 |
PDF描述 |
|---|---|
| 935261242118 | SERIAL INPUT LOADING, 20-BIT DAC, PDSO16 |
| 935261242112 | SERIAL INPUT LOADING, 20-BIT DAC, PDSO16 |
| 935261315112 | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PDSO20 |
| 935261315118 | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PDSO20 |
| 935261316112 | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PDSO20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。