
1 of 3
Go to Philips Semiconductors' home page
Select & Go...
Start
part
Catalog & Datasheets
Catalog by Function
Discrete semiconductors
Audio
Clocks and Watches
Data communications
Microcontrollers
Peripherals
Standard analog
Video
Wired communications
Wireless communications
Catalog by System
Automotive
Consumer Multimedia
Systems
Communications
PC/PC-peripherals
Cross reference
Models
Packages
Application notes
Selection guides
Other technical documentation
End of Life information
Datahandbook system
Relevant Links
About catalog tree
About search
About this site
Subscribe to eNews
Catalog & Datasheets
Search
P87CL881H
Information as of 2000-08-29
P87CL881H; Low-voltage microcontroller with 63-kbyte OTP program memory and 2-kbyte RAM
Description
Features
Datasheet
Products, packages, availability and ordering
Find similar products
Subscribe
to eNews
To be kept informed on P87CL881H,
subscribe to eNews.
Description
The P87CL881 is an 8-bit microcontroller especially suited for pager applications.
The P87CL881 is manufactured in an advanced CMOS technology and is based on single chip technology.
The device is optimized for low power consumption and has two software selectable features for power reduction: Idle and
Power-down modes. In addition, all derivative blocks switch off their clock if they are inactive.
The instruction set of the P87CL881 is based on that of the 80C51. The P87CL881 also functions as an arithmetic
processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of
over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.
This data sheet details the specific properties of the P87CL881; for details of the P87CL881 core and the derivative
functions see the 'TELX family' data sheet and '8051-Based 8-bit Microcontrollers; Data Handbook IC20'.
Features
l
Full static 80C51 CPU; enhanced 8-bit architecture with:
- Minimum 6 cycles per instruction (twice as fast as a standard 80C51 core)
- Non-page oriented instructions
- Direct addressing
- Four 8-byte RAM register banks
- Stack depth limited only by available internal RAM (maximum 256 bytes)