- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24800 > 935260154557 (NXP SEMICONDUCTORS) 9 1-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 PDF資料下載
參數(shù)資料
| 型號： | 935260154557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | 9 1-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQFP52 |
| 封裝： | PLASTIC, QFP-52 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大?。?/td> | 124K |
| 代理商： | 935260154557 |
Philips Semiconductors
Product specification
FBL22031
9-bit BTL 3.3V latched/registered/pass-thru
Futurebus+ transceiver with 30
termination
2000 Apr 18
10
AC ELECTRICAL CHARACTERISTICS
A TO B
9
LOAD SPECIFICATIONS
SYMBOL
PARAMETER
TEST
CONDITION
Tamb = +25°C,
VCC = 3.3V,
Tamb = –40 to +85°C,
VCC = 3.3V±10%,
UNIT
MIN
TYP
MAX
MIN
MAX
tPLH
tPHL
Propagation delay (thru latch)
An to Bn
Waveform 1, 2
1.2
3.5
3.1
8.1
6.5
1.0
9.1
6.9
ns
tPLH
tPHL
Propagation delay (transparent latch)
An to Bn
Waveform 1, 2
1.2
1.3
3.8
4.0
8.6
7.7
1.0
9.5
8.4
ns
tPLH
tPHL
Propagation delay
LCAB to Bn (latch)
Waveform 1, 2
7.2
12.0
11.1
17.4
15.5
5.3
5.6
20.5
17.8
ns
tPLH
tPHL
Propagation delay
LCAB to Bn (register)
Waveform 1, 2
1.2
1.4
4.4
4.3
8.8
7.5
1.0
10.2
8.4
ns
tPLH
tPHL
Propagation delay
SEL0 or SEL1 to Bn (inverting)
Waveform 1, 2
1.2
1.6
5.1
4.6
9.8
8.1
1.0
1.1
11.4
9.9
ns
tPLH
tPHL
Propagation delay
SEL0 or SEL1 to Bn (non-inverting)
Waveform 1, 2
1.9
5.6
4.7
9.9
7.9
1.0
1.3
11.2
9.0
ns
tPLH
tPHL
OEBn to Bn
Waveform 1, 2
1.2
4.0
3.7
8.4
6.7
1.0
9.8
8.0
ns
tTLH
tTHL
Output transition time, Bn Port
(1.3V to 1.8V)
Test Circuit and
Waveforms
1.2
0.4
3.0
1.5
ns
tSK(o)
Output to output skew for multiple
channels1
Waveform 3
0.4
1.0
2.0
ns
tSK(p)
Pulse skew2
tPHL – tPLH MAX
Waveform 2
0.3
1.0
1.5
ns
NOTES:
1.
tPNactual – tPMactual for any data input to output path compared to any other data input to output path where N and M are either LH or
HL. Skew times are valid only under same test conditions (temperature, VCC, loading, etc.). tSK (0) compares tPLH on a given path to tPLH
on any other path or compares tPHL on a given path to tPHL on any other path.
2. tSK(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal
duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935260219122 | SPECIALTY TELECOM CIRCUIT, XMA |
| 935260062118 | SPECIALTY TELECOM CIRCUIT, XMA |
| 935260345112 | ALVT SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
| 935260344112 | ALVT SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
| 935260345118 | ALVT SERIES, 12 MULTIPLEXER AND DEMUX/DECODER, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935261069122 | 制造商:NXP Semiconductors 功能描述:IC SECURITY TRANSPONDER PLLMC |
| 935262025112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935262217118 | 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R |
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
發(fā)布緊急采購，3分鐘左右您將得到回復。