參數(shù)資料
型號(hào): 935242210557
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP160
封裝: PLASTIC, SOT-322, QFP-160
文件頁(yè)數(shù): 17/147頁(yè)
文件大小: 526K
代理商: 935242210557
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
1998 Apr 09
113
Philips Semiconductors
Product specication
Multimedia bridge, high performance
Scaler and PCI circuit (SPCI)
SAA7146A
7.16.4.1
Audio clock selection
The clock divider circuit offers 16 different clock stages.
To transform a reference clock of 24.576 MHz to a bit clock
for an 8 kHz and 8-bit sampling (just 8-bit serial), a clock
division of 384 has to be selected. To transform a
reference clock of 24.576 MHz to a bit clock for a 48 kHz
sampling and 64-bit framing, a division of 8 has to be
selected.
The bit clock is divided by 8, which defines a time slot
corresponding to the time span of one byte in serial
protocol.
The time slot counter gets a count pulse every time slot.
It can be running free or can be triggered (reset) via an
external word select signal (super frame sync).
Audio interface circuit A1 can be triggered by WS0, audio
interface circuit A2 can be triggered by WS4. A time slot
list processor generates word select output signals and the
internal signals to control the signal flow per time slot.
A time slot list contains up to 16 records, each 32 bits
wide, supporting super frames with up to 32 time slots.
WS0 (or WS4) triggers the time slot generator and time
slot counter directly ‘in sync’ or are one clock cycle ahead.
The WS signals can be generated ‘in sync’ with the time
slot (i.e. MSB of serial data) or 1-bit clock cycle ahead.
Each of the two audio interface circuits A1 and A2 has its
own independent timing generator. Extra control bits
define which of the two timing generators drive which of
the word select pins WS0 to WS4.
Fig.39 Audio clock control.
handbook, full pagewidth
CLK
SOURCE
SELECT
A1
ACLK
DIVIDER 1
ACLK
BCLK1
BCLK2
TIME
SLOT
COUNTER 1
TSL1
A1
TSL2
A2
A1
BCLK1
A2
BCLK2
1/8
BCLK1_OEN
BCLK2_OEN
CLK
SOURCE
SELECT
A2
ACLK
DIVIDER 2
ACLK
TIME
SLOT
COUNTER 2
1/8
WS0
WS4
EOS1
EOS2
MGG281
相關(guān)PDF資料
PDF描述
935262922551 SPECIALTY CONSUMER CIRCUIT, PQFP160
935262922557 SPECIALTY CONSUMER CIRCUIT, PQFP160
935242220551 SPECIALTY CONSUMER CIRCUIT, PQFP208
935242220557 SPECIALTY CONSUMER CIRCUIT, PQFP208
935260698551 SPECIALTY CONSUMER CIRCUIT, PQFP160
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935245650125 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R
935248-90 制造商:JANCO 功能描述:935248-90
9-3525-012 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E
935252-5 制造商:C-H 功能描述:935252-5
935257650112 制造商:NXP Semiconductors 功能描述:SUB ONLY ICSUBS TO 935257650112