- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24795 > 935238770118 (NXP SEMICONDUCTORS) LVC/LCX/Z SERIES, 16 1-BIT DRIVER, TRUE OUTPUT, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935238770118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, 16 1-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| 封裝： | 6.10 MM, PLASTIC, MO-153ED, SOT-362-1, TSSOP-48 |
| 文件頁數(shù)： | 10/21頁 |
| 文件大小： | 166K |
| 代理商： | 935238770118 |
Philips Semiconductors - PIP - 74LVC162374A; 74LVCH162374A; 16-bit edge triggered D-type flip-flop with 30 Ohm series termination resistors; 5 V input/output tolerant; 3-state
topGeneral description
The 74LVC(H)162374A is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs
for bus oriented applications. The 74LVC162374A consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and
an output enable (OE) are provided for each octal. Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs
can handle 5 V. These features allow the use of these devices in a mixed 3.3 and 5 V environment.
The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-
HIGH CP transition.
When OE is LOW, the contents of the flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high-
impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.
The 74LVCH162374A bus hold data inputs eliminates the need for external pull up resistors to hold unused inputs.
The 74LVC(H)162374A is designed with 30
series termination resistors in both HIGH and LOW output stages to reduce line
noise.
topFeatures
q
ESD protection:
HBM EIA/JESD22-A114-A
exceeds 2000 V
MM EIA/JESD22-A115-A
exceeds 200 V
q
5 V tolerant input/output for
interfacing with 5 V logic
q
Wide supply voltage range of
1.2 to 3.6 V
q
Complies with JEDEC standard
no. 8-1A
q
CMOS low power consumption
q
MULTIBYTE
flow-through
standard pin-out architecture
q
Low inductance multiple power and
ground pins for minimum noise and
ground bounce
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74LVCH162374ADL.html (2 of 5) [May-12-2003 11:50:07 AM]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 06SR-3S | Disconnectable Insulation displacement connectors |
| 935238950551 | CLOCK RECOVERY CIRCUIT, PQFP48 |
| 935240740118 | SPECIALTY TELECOM CIRCUIT, PDSO20 |
| 07-001-367-831 | RELAY PCB SPCO 24VDC |
| 07-FXE-12 | RELAY PCB SPCO 12VDC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。