參數(shù)資料
型號(hào)： 935201500112
廠(chǎng)商： NXP SEMICONDUCTORS
元件分類(lèi)： ADC
英文描述： 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝： PLASTIC, SOT-341-1, SSOP-28
文件頁(yè)數(shù)： 2/29頁(yè)
文件大?。?/td> 218K
代理商： 935201500112
1996 Mar 21
10
Philips Semiconductors
Product specication
10-bit high-speed low-power
analog-to-digital converter
TDA8762A
5. The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device.
No glitches greater than 2 LSBs, neither any significant attenuation are observed in the reconstructed signal.
6. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale
input (square-wave signal) in order to sample the signal and obtain correct output data.
7. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent
fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency
(NYQUIST frequency). Conversion to signal-to-noise ratio: S/N = EB
× 6.02 + 1.76 dB.
8. Intermodulation measured relative to either tone with analog input frequencies of 4.43 MHz and 4.53 MHz. The two
input signals have the same amplitude and the total amplitude of both signals provides full scale to the converter.
9. Measurement carried out using video analyser VM700A, where the video analog signal is reconstructed through a
digital-to-analog converter.
10. Output data acquisition: the output data is available after the maximum delay time of td. In the event of a 80 MHz
clock operation, the hardware design must take into account the td and th limits with respect to the input
characteristics of the acquisition circuit; an external latch will ease the design if output data lines cannot be short to
minimize capacitance.
Fig.3 Explanation of note 3.
handbook, halfpage
RLAD
ROT
VRT
VRM
VRB
ROB
code 1023
code 0
7
6
9
MGD281
IL
RL
相關(guān)PDF資料
PDF描述
935201520512 PARALLEL, WORD INPUT LOADING, 0.002 us SETTLING TIME, 10-BIT DAC, PQCC28
935201520518 PARALLEL, WORD INPUT LOADING, 0.002 us SETTLING TIME, 10-BIT DAC, PQCC28
935201690112 55 W, 2 CHANNEL, AUDIO AMPLIFIER, PZIP17
935266805112 55 W, 2 CHANNEL, AUDIO AMPLIFIER, PZIP17
935201960518 SPECIALTY CONSUMER CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9-352028-3 制造商:TE Connectivity 功能描述:ZP,19C.F.U.SH.38MM, W/O LUBE - Bulk 制造商:TE CONNECTIVITY 功能描述:ZP,19C.F.U.SH.38MM, W/O LUBE
9-352112-9 制造商:TE Connectivity 功能描述:Z-PACK SHLD.LOWER C - Bulk
9-352151-3 制造商:TE Connectivity 功能描述:ZP,22C.F.U.SH.44MMW/O LUBE - Tape and Reel 制造商:TE CONNECTIVITY 功能描述:ZP,22C.F.U.SH.44MMW/O LUBE
9-352151-9 制造商:TE Connectivity 功能描述:ZP,22C.F.U.SH.44MM - Bulk
935218-17 制造商:JANCO 功能描述:935218-17
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*