- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄122717 > 935056380512 (NXP SEMICONDUCTORS) 8 CHANNEL(S), 115.2K bps, SERIAL COMM CONTROLLER, PQCC84 PDF資料下載
參數(shù)資料
| 型號： | 935056380512 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8 CHANNEL(S), 115.2K bps, SERIAL COMM CONTROLLER, PQCC84 |
| 封裝： | PEDESTAL, PLASTIC, MO-047AF, SOT-189-3, LCC-84 |
| 文件頁數(shù)： | 5/29頁 |
| 文件大?。?/td> | 167K |
| 代理商： | 935056380512 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Philips Semiconductors
Product specification
SCC2698B
Enhanced octal universal asynchronous
receiver/transmitter (Octal UART)
2000 Jan 31
13
Table 2. Register Bit Formats
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
MR1 (Mode Register 1)
RxRTS
Control
RxINT Select
Error Mode*
Parity Mode
Parity Type
Bits per Character
0 = No
0 = RxRDY
0 = Char
00 = With parity
0 = Even
00 = 5
1 = Yes
1 = FFULL
1 = Block
01 = Force parity
1 = Odd
01 = 6
10 = No parity
10 = 7
11 = Special mode
11 = 8
NOTE: *In block error mode, block error conditions must be cleared by using the error reset command (command 4x) or a receiver reset.
MR2 (Mode Register 2)
Channel Mode
TxRTS
Control
CTS Enable
Tx
Stop Bit Length*
00 = Normal
0 = 0.563
4 = 0.813
8 = 1.563
C = 1.813
01 = Auto-echo
0 = No
1 = 0.625
5 = 0.875
9 = 1.625
C = 1.875
10 = Local loop
1 = Yes
2 = 0.688
6 = 0.938
A = 1.688
E = 1.938
11 = Remote loop
3 = 0.750
7 = 1.000
B = 1.750
F = 2.000
NOTE: *Add 0.5 to values shown above for 0–7, if channel is programmed for 5 bits/char.
CR (Command Register)
Miscellaneous Commands
Disable Tx
Enable Tx
Disable Rx
Enable Rx
See text
0 = No
See text
1 = Yes
NOTE: Access to the upper four bits of the command register should be separated by three (3) edges of the X1 clock. A disabled transmitter
cannot be loaded
SR (Status Register)
Rec’d Break*
Framing
Error*
Parity Error*
Overrun Error
TxEMT
TxRDY
FFULL
RxRDY
0 = No
1 = Yes
NOTE: *These status bits are appended to the corresponding data character in the receive FIFO. A read of the status register provides these
bits [7:5] from the top of the FIFO together with bits [4:0]. These bits are cleared by a reset error status command. In character mode, they
must be reset when the corresponding data character is read from the FIFO. In block error mode, block error conditions must be cleared by
using the error reset command (command 4x) or a receiver reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 932S203YGT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 935069310118 | I2C BUS CONTROLLER, PDSO20 |
| 9LRS3187BKLF | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC32 |
| 935262233118 | 16 I/O, PIA-GENERAL PURPOSE, PDSO24 |
| 935262403118 | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9350569 | 制造商:WIKA INSTRUMENTS 功能描述:1/8,1/4 GAUGE |
| 93505A180 | 制造商:MISC. SPCR/STNDF/HND 功能描述: |
| 93505A43 | 制造商:FLORIDA MISC. 功能描述: 制造商:Florida Misc. 功能描述: |
| 93505A435 | 制造商:FLORIDA MISC. 功能描述: 制造商:Florida Misc. 功能描述: |
| 93505A810 | 制造商:FLORIDA MISC. 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。