參數(shù)資料
型號: 934056535115
廠商: NXP SEMICONDUCTORS
元件分類: 小信號晶體管
英文描述: 100 mA, 45 V, 2 CHANNEL, NPN, Si, SMALL SIGNAL TRANSISTOR
封裝: PLASTIC, SMD, 6 PIN
文件頁數(shù): 4/7頁
文件大?。?/td> 56K
代理商: 934056535115
5
2486AA–AVR–02/2013
ATmega8(L)
Pin Descriptions
VCC
Digital supply voltage.
GND
Ground.
Port B (PB7..PB0)
XTAL1/XTAL2/TOSC1/
TOSC2
Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port B output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscil-
lator amplifier and input to the internal clock operating circuit.
Depending on the clock selection fuse settings, PB7 can be used as output from the inverting
Oscillator amplifier.
If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1
input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.
The various special features of Port B are elaborated in “Alternate Functions of Port B” on page
Port C (PC5..PC0)
Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port C output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port C pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
PC6/RESET
If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical char-
acteristics of PC6 differ from those of the other pins of Port C.
If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin
for longer than the minimum pulse length will generate a Reset, even if the clock is not running.
The minimum pulse length is given in Table 15 on page 38. Shorter pulses are not guaranteed to
generate a Reset.
The various special features of Port C are elaborated on page 61.
Port D (PD7..PD0)
Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port D output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port D pins are tri-stated when a reset condition becomes active,
even if the clock is not running.
Port D also serves the functions of various special features of the ATmega8 as listed on page
RESET
Reset input. A low level on this pin for longer than the minimum pulse length will generate a
reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page
38. Shorter pulses are not guaranteed to generate a reset.
相關(guān)PDF資料
PDF描述
934056568118 9000 mA, 30 V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET, MS-012AA
934056570127 75 A, 25 V, 0.012 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB
934056569118 75 A, 25 V, 0.012 ohm, N-CHANNEL, Si, POWER, MOSFET
934056593127 75 A, 25 V, 0.012 ohm, N-CHANNEL, Si, POWER, MOSFET
934056573115 12 A, 55 V, 0.036 ohm, N-CHANNEL, Si, POWER, MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
934056947115 制造商:NXP Semiconductors 功能描述:Trans GP BJT NPN 15V 0.2A 4-Pin(3+Tab) SOT-89 T/R
934056954118 制造商:NXP Semiconductors 功能描述:Trans MOSFET N-CH 60V 34A 3-Pin(2+Tab) D2PAK T/R
934057052116 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Logic level four-quadrant triac
934057052126 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Logic level four-quadrant triac
934057052412 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Logic level four-quadrant triac