參數(shù)資料
型號(hào): 933968320512
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁(yè)數(shù): 18/34頁(yè)
文件大?。?/td> 250K
代理商: 933968320512
Philips Semiconductors
Product specification
SCC2692
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
25
A condition that occurs infrequently has been observed where the receiver will ignore all data. It is caused by a corruption of the start bit
generally due to noise. When this occurs the receiver will appear to be asleep or locked up. The receiver must be reset for the UART to
continue to function properly.
Reset in the Normal Mode (Receiver Enabled)
Recovery can be accomplished easily by issuing a receiver software reset followed by a receiver enable. All receiver data, status and
programming will be preserved and available before reset. The reset will NOT affect the programming.
Reset in the Wake-Up Mode (MR1[4:3] = 11)
Recovery can also be accomplished easily by first exiting the wake-up mode (MR1[4:3] = 00 or 01 or 10), then issuing a receiver software
reset followed by a wake-up re-entry (MR1[4:3] = 11). All receiver data, status and programming will be preserved and available before
reset. The reset will NOT affect the programming.
The receiver has a digital filter designed to reject “noisy” data transitions and the receiver state machine was designed to reject noisy start
bits or noise that might be considered a start bit. In spite of these precautions, corruption of the start bit can occur in 15ns window
approximately 100ns prior to the rising edge of the data clock. The probability of this occurring is less than 10–5 at 9600 baud.
A corrupted start bit may have some deleterious effects in ASYNC operation if it occurs within a normal data block. The receiver will tend
to align its data clock to the next ‘0’ bit in the data stream, thus potentially corrupting the remainder of the data block. A good design
practice, in environments where start bit corruption is possible, is to monitor data quality (framing error, parity error, break change and
received break) and “data stopped” time out periods. Time out periods can be enabled using the counter/timer in the SCC2691, SCC2692,
SCC2698B and SC68692 products. This monitoring can indicate a potential start bit corruption problem.
SD00097
相關(guān)PDF資料
PDF描述
933977590602 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40
933968320518 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
935027010602 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40
935230510557 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44
935027000512 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
933970-1 功能描述:手工工具 PIN DETENT RoHS:否 制造商:Molex 產(chǎn)品:Extraction Tools 類型: 描述/功能:Extraction tool
933976370215 制造商:NXP Semiconductors 功能描述:Diode Schottky 30V 0.2A 3-Pin TO-236AB T/R
933981-000 制造商:TE Connectivity 功能描述:DK-621-0440 制造商:TE Connectivity 功能描述:DATABUS COMPONENTS - Bulk
933989-000 制造商:TE Connectivity 功能描述:44A0211-16-90 - Cable Rools/Shrink Tubing
933989430115 制造商:NXP Semiconductors 功能描述:DIODE GEN PURPOSE 50V MELF