- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24663 > 933756970112 (NXP SEMICONDUCTORS) HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | 933756970112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 計數(shù)器 |
| 英文描述： | HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, PDSO14 |
| 封裝： | PLASTIC, SO-14 |
| 文件頁數(shù)： | 2/7頁 |
| 文件大小： | 43K |
| 代理商： | 933756970112 |
December 1990
2
Philips Semiconductors
Product specication
4-bit binary ripple counter
74HC/HCT93
FEATURES
Various counting modes
Asynchronous master reset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT93 are high-speed
Si-gate CMOS devices and are pin
compatible with low power Schottky
TTL (LSTTL). They are specified in
compliance with JEDEC standard
no. 7A.
The 74HC/HCT93 are 4-bit binary
ripple counters. The devices consist
of four master-slave flip-flops
internally connected to provide a
divide-by-two section and a
divide-by-eight section. Each section
has a separate clock input (CP0 and
CP1) to initiate state changes of the
counter on the HIGH-to-LOW clock
transition. State changes of the Qn
outputs do not occur simultaneously
because of internal ripple delays.
Therefore, decoded output signals
are subject to decoding spikes and
should not be used for clocks or
strobes.
A gated AND asynchronous master
reset (MR1 and MR2) is provided
which overrides both clocks and
resets (clears) all flip-flops.
Since the output from the
divide-by-two section is not internally
connected to the succeeding stages,
the device may be operated in various
counting modes. In a 4-bit ripple
counter the output Q0 must be
connected externally to input CP1.
The input count pulses are applied to
clock input CP0. Simultaneous
frequency divisions of 2, 4, 8 and 16
are performed at the Q0, Q1, Q2 and
Q3 outputs as shown in the function
table. As a 3-bit ripple counter the
input count pulses are applied to input
CP1.
Simultaneous frequency divisions of
2, 4 and 8 are available at the Q1, Q2
and Q3 outputs. Independent use of
the first flip-flop is available if the reset
function coincides with reset of the
3-bit ripple-through counter.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD =CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF; VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC; for HCT the condition is VI = GND to VCC 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay CP0 to Q0
CL = 15 pF; VCC =5 V
12
15
ns
fmax
maximum clock frequency
100
77
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation capacitance per package
notes 1 and 2
22
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 933756980652 | HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDIP14 |
| 935187290112 | HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| 933756990652 | HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| 935187290118 | HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| 933825570005 | HC/UH SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, UUC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 93378-003 | 制造商:FCI 功能描述:MEMORY CARD RECEPTACLE - Bulk |
| 9337-A17R | 制造商:GC Electronics 功能描述: |
| 9337C | 制造商:Hubbell Premise Wiring 功能描述: |
| 9337-CHR-100 | 制造商:Belden Inc 功能描述: |
| 9337CKE100M | 制造商:RFMD 制造商全稱:RF Micro Devices 功能描述:380W GaN WIDEBAND PULSED |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。