- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄122717 > 932S208DGLF (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號(hào)： | 932S208DGLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, GREEN, MO-153, TSSOP |
| 文件頁(yè)數(shù)： | 10/22頁(yè) |
| 文件大小： | 231K |
| 代理商： | 932S208DGLF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
18
Integrated
Circuit
Systems, Inc.
ICS932S208
0743D—07/07/04
To minimize power consumption, CPU[2:0] clock outputs are individually configurable through SMBus to be driven or
tristated during PwrDwn# and CPU_Stop# mode and the SRC clock is configurable to be driven or tristated during
PCI_Stop# and PwrDwn# mode. Each differential clock (SRC, CPU[2:0]) output can be disabled by setting the
corresponding output's register OE bit to "0" (disable). Disabled outputs are to be tristated regardless of "CPU_Stop",
"SRC_Stop" and "PwrDwn" register bit settings.
l
a
n
g
i
S#
D
P
n
i
Pn
i
P
#
p
o
t
S
_
U
P
C
p
o
t
S
_
U
P
C
t
i
B
e
t
a
t
s
i
r
T
n
w
d
r
w
P
t
i
B
e
t
a
t
s
i
r
T
e
l
b
a
p
o
t
S
-
n
o
N
s
t
u
p
t
u
O
e
l
b
a
p
o
t
S
s
t
u
p
t
u
O
}
0
:
2
[
U
P
C1
1
X
g
n
i
n
u
Rg
n
i
n
u
R
}
0
:
2
[
U
P
C1
0
Xg
n
i
n
u
R6
x
f
e
r
I
@
n
e
v
i
r
D
}
0
:
2
[
U
P
C1
0
1
X
g
n
i
n
u
Re
t
a
t
s
i
r
T
}
0
:
2
[
U
P
C0
X
0
2
x
f
e
r
I
@
n
e
v
i
r
D2
x
f
e
r
I
@
n
e
v
i
r
D
}
0
:
2
[
U
P
C0
X
1
e
t
a
t
s
i
r
Te
t
a
t
s
i
r
T
Notes:
1. Each output has four corresponding control register bits, OE, PwrDwn, CPU_Stop and "Free Running"
2. Iref x 6 and Iref x 2 is the output current in the corresponding mode
3. See Control Registers section for bit address
l
a
n
g
i
S#
D
P
n
i
Pn
i
P
#
p
o
t
S
_
I
C
P
p
o
t
S
_
I
C
P
t
i
B
e
t
a
t
s
i
r
T
n
w
d
r
w
P
t
i
B
e
t
a
t
s
i
r
T
e
l
b
a
p
o
t
S
-
n
o
N
t
u
p
t
u
O
e
l
b
a
p
o
t
S
t
u
p
t
u
O
C
R
S1
1
X
g
n
i
n
u
Rg
n
i
n
u
R
C
R
S1
0
Xg
n
i
n
u
R6
x
f
e
r
I
@
n
e
v
i
r
D
C
R
S1
0
1
X
g
n
i
n
u
Re
t
a
t
s
i
r
T
C
R
S0
X
0
2
x
f
e
r
I
@
n
e
v
i
r
D2
x
f
e
r
I
@
n
e
v
i
r
D
C
R
S0
X
1
e
t
a
t
s
i
r
Te
t
a
t
s
i
r
T
Notes:
1. SRC output has four corresponding control register bits, OE, PwrDwn, SRC_Stop and "Free Running"
2. Iref x 6 and Iref x 2 is the output current in the corresponding mode
3. See Control Registers section for bit address
Differential Clock Tristate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 951411BGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 952302AG | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9148F-18 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 932S203YGLFT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1200DG-1LFT | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 932S208DGLFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 SERVER MAIN CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 932S208YFLNT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor |
| 932S208YGLNT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor |
| 932S401EFLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 932S401EFLFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。