- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄122717 > 9212AF-13 (INTEGRATED DEVICE TECHNOLOGY INC) 533.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | 9212AF-13 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 533.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| 封裝： | 0.150 INCH, SSOP-24 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 167K |
| 代理商： | 9212AF-13 |
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS9212-13
0272E—04/09/03
Block Diagram
Direct Rambus Clock Generator
Pin Configuration
The ICS9212-13 is a High-speed clock generator providing
up to 600 MHz differential clock source for direct Rambus
memory system. It includes DDLL (Distributed Delay
locked loop) and phase detection mechanism to
synchronize the direct Rambus
channel clock to an
external system clock. ICS9212-13 provides a solution for
a broad range of Direct Rambus memory applications. The
device works in conjunction with the ICS9250-09.
The ICS9212-13 power management support system
turns “off” the Rambus
channel clock to minimize power
consumption for mobile and other power–sensitive
applications. In “clock off” mode the device remains “on”
while the output is disabled, allowing fast transitions
between clock-off and clock–on states. In “power down”
mode it completely powers down for minimum power
dissipation.
The ICS9212-13 meets the requirements for input frequency
tracking when the input frequency clock is using Spread
Spectrum clocking and also the optimum bandwidth is
maintained while attenuating the jitter of the reference
signal.
24-Pin 150 Mil SSOP
Compatible with all Direct Rambus based IC s
Up to 600 MHz differential clock source for direct
Rambus memory system
Cycle to cycle jitter is less than 40ps
3.3 + 5% supply
Synchronization flexibility: Supports Systems that
need clock domains of Rambus channel to
synchronize with system or processor clock, or
systems that do not require synchronization of the
Rambus clock to another system clock
Excellent power management support
REFCLK input is from the ICS9250-09.
BUSCLK_STOP#
PLL
Phase
Aligner
Pclk/M
Multi(0:1)
Synclk/N
PD#
FS(0:1)
Refclk
Test MUX
Bypass MUX
Bypclk
PLLclk
GND
2
PAclk
BUSCLKT
BUSCLKC
B
A
Phase
Detector
VDDREF
REFCLK
VDD1
GND1
GND3
PCLK/M
SYNCLK/N
GND2
VDD2
VDDPD
BUSCLK_STOP#
PD#
FS0
FS1
VDD-OUT
GND-OUT
BUSCLKT
N/C
BUSCLKC
GND-OUT
VDD-OUT
MULTI0
MULTI1
FS2
ICS9212-13
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9248BF-138LF | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9250BF-28LF-T | 133.32 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S208DGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 951411BGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 952302AG | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9212AF-13LF | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9212AF-13LF-IN0 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9212AF-13LFT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9212AF-13LFT-IN0 | 制造商:Integrated Device Technology Inc 功能描述:RAMBUS CLOCK GENERATOR, SSOP24 - Tape and Reel |
| 9212BIM9200SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BOX POLYSTYRENE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。