- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24620 > 91857AGT (INTEGRATED DEVICE TECHNOLOGY INC) 91857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 91857AGT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 91857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-48 |
| 文件頁數(shù)： | 9/16頁 |
| 文件大?。?/td> | 164K |
| 代理商： | 91857AGT |
2
ICS91857
0494C—08/15/05
Pin Descriptions
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
,
1
2
,
5
1
,
2
1
,
1
,
4
,
5
4
,
8
3
,
4
3
,
8
2
D
VR
W
P
.
3
R
D
o
t
p
u
V
5
.
2
y
l
p
u
s
r
e
w
o
P
.
z
H
M
0
4
t
a
I
-
R
D
r
o
f
V
6
.
2
y
l
p
u
s
r
e
w
o
P
,
5
2
,
4
2
,
8
1
,
8
,
7
,
1
8
4
,
2
4
,
1
4
,
1
3
D
N
GR
W
Pd
n
u
o
r
G
6
1D
D
V
AR
W
P
.
3
R
D
o
t
p
u
V
5
.
2
,
y
l
p
u
s
r
e
w
o
p
g
o
l
a
n
A
.
z
H
M
0
4
t
a
I
-
R
D
r
o
f
V
6
.
2
y
l
p
u
s
r
e
w
o
P
7
1D
N
G
AR
W
P.
d
n
u
o
r
g
o
l
a
n
A
,
6
4
,
4
,
9
3
,
9
2
,
7
2
3
,
5
,
0
1
,
0
2
,
2
)
0
:
9
(
T
K
L
CT
U
O.
s
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
k
c
o
l
C
"
e
u
r
T
"
,
7
4
,
3
4
,
0
4
,
0
3
,
6
2
,
6
,
9
,
9
1
,
3
2
)
0
:
9
(
C
K
L
CT
U
O.
s
t
u
p
t
u
o
r
i
a
p
l
a
i
t
n
e
r
e
f
i
d
f
o
s
k
c
o
l
c
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
4
1C
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
3
1T
N
I
_
K
L
CN
It
u
p
n
i
k
c
o
l
c
e
c
n
e
r
e
f
e
r
"
e
u
r
T
"
3
3C
T
U
O
_
B
FT
U
O
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
e
h
t
a
s
e
h
c
t
i
w
s
.
C
N
I
_
B
F
o
t
2
3T
T
U
O
_
B
FT
U
O
t
a
s
e
h
c
t
i
w
s
t
I
.
k
c
a
b
d
e
f
l
a
n
r
e
t
x
e
r
o
f
d
e
t
a
c
i
d
e
d
,
t
u
p
t
u
o
k
c
a
b
d
e
F
"
e
u
r
T
"
.
T
N
I
_
B
F
o
t
d
e
r
i
w
e
b
t
s
u
m
t
u
p
t
u
o
s
i
h
T
.
K
L
C
e
h
t
s
a
y
c
n
e
u
q
e
r
f
e
m
a
s
e
h
t
6
3T
N
I
_
B
FN
I
r
o
f
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
k
c
a
b
d
e
f
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
e
u
r
T
"
.
r
o
r
e
s
a
h
p
e
t
a
n
i
m
il
e
o
t
T
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
5
3C
N
I
_
B
FN
I
L
P
l
a
n
r
e
t
n
i
e
h
t
o
t
l
a
n
g
i
s
e
d
i
v
o
r
p
,
t
u
p
n
i
k
c
a
b
d
e
F
"
y
r
a
t
n
e
m
e
l
p
m
o
C
"
.
r
o
r
e
s
a
h
p
e
t
a
n
i
m
il
e
o
t
C
N
I
_
K
L
C
h
t
i
w
n
o
i
t
a
z
i
n
o
r
h
c
n
y
s
r
o
f
7
3#
D
PN
It
u
p
n
i
S
O
M
C
V
L
.
n
w
o
D
r
e
w
o
P
This PLL Clock Buffer is designed for a VDD of 2.5V, an AVDD of 2.5V and differential data input and output levels.
ICS91857 is a zero delay buffer that distributes a differential clock input pair (CLK_INC, CLK_INT) to ten differential
pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB_OUT, FB_OUTC).The
clock outputs are controlled by the input clocks (CLK_INC, CLK_INT), the feedback clocks (FB_INT, FB_INC) the 2.5-
V LVCMOS input (PD#) and the Analog Power input (AVDD).When input (PD#) is low while power is applied, the receivers
are disabled, the PLL is turned off and the differential clock outputs are Tri-Stated. When AVDD is grounded, the PLL
is turned off and bypassed for test purposes.
When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will
enter a low power mode. An input frequency detection circuit on the differential inputs, independent from the input
buffers, will detect the low frequency condition and perform the same low power features as when the (PD#) input
is low. When the input frequency increases to greater than approximately 20 MHz, the PLL will be turned back on,
the inputs and outputs will be enabled and PLL will obtain phase lock between the feedback clock pair (FB_INT,
FB_INC) and the input clock pair (CLK_INC, CLK_INT).
The PLL in the ICS91857 clock driver uses the input clocks (CLK_INC, CLK_INT) and the feedback clocks (FB_INT,
FB_INC) provide high-performance, low-skew, low-jitter output differential clocks (CLKT [0:9], CLKC [0:9]). The
ICS91857 is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
ICS91857 is characterized for operation from 0°C to 70°C and will meet JEDEC Standard 82-1 and 82-1A for Registered
DDR Clock Driver.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 91857AG-LF | 91857 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 051-443-9009 | RF Coaxial Connectors |
| 919C70100-30 | 0 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 0.5 dB INSERTION LOSS |
| 919C70100 | 0 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 0.5 dB INSERTION LOSS |
| 919C70200-30 | 0 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 0.5 dB INSERTION LOSS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 91-858 | 制造商:TE Connectivity 功能描述: |
| 9185954 | 制造商:Molex 功能描述:Conn Unshrouded Header M/F 3 POS 10.06mm Solder ST Thru-Hole |
| 9185B | 功能描述:DC POWER SUPPLY 0-600V, 0.5A / 4 制造商:b&k precision 系列:9180B 零件狀態(tài):在售 類型:工作臺（AC 至 DC） 電壓 - 電源:115VAC，230VAC 電壓 - 輸出:0 ~ 600VDC 電流 - 輸出:0 ~ 0.5A 顯示類型:LCD 字符數(shù):- 輸出數(shù):1 大小/尺寸:16.339" 長 x 8.268" 寬 x 5.138" 高 （415.00mm x 210.00mm x 130.50mm） 特性:存儲器，可編程，跟蹤，USB 接口 功率（W）:210W 精度 - 電壓表；安培計(jì):0.05% + 100mV; 0.1% + 0.1mA 電壓調(diào)節(jié) - 線路:0.01% + 1mV 電壓調(diào)節(jié) - 負(fù)載:0.01% + 1mV 電流調(diào)節(jié) - 線路:0.01% + 250μA 電流調(diào)節(jié) - 負(fù)載:0.01% + 250μA 紋波:45mV p-p，4.5mV rms 重量:23 磅（10.4kg） 標(biāo)準(zhǔn)包裝:1 |
| 918-5M NC032 | 功能描述:M12 PLASTIC 4PORT 2SIG LED 制造商:alpha wire 系列:- 零件狀態(tài):在售 配件類型:觸動器盒 顏色:黑色 特性:- 配套使用產(chǎn)品/相關(guān)產(chǎn)品:圓形連接器 材料:聚對苯二甲酸丁二酯（PBT） 外殼尺寸 - 插件:M12 標(biāo)準(zhǔn)包裝:1 |
| 9186 | 制造商:Abbatron/HH Smith 功能描述:Spacer; Round; Nylon; #4 ID; 3/16" OD; 1/2" Length 制造商:Apex Tool Group 功能描述:PISTON ROD ASSEMBLY SCREW, 1/2-13, FOR 9190 SERIES PNEUMATIC CUTTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。