- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360558 > 90S4414 (Atmel Corp.) 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號： | 90S4414 |
| 廠商： | Atmel Corp. |
| 英文描述： | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 8位微控制器4K字節(jié)的系統(tǒng)內(nèi)可編程閃存 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 736K |
| 代理商： | 90S4414 |
AT90S4414
4
AT90S4414 Architectural Overview
The fast-access register file concept contains 32 x 8-bit
general purpose working registers with a single clock cycle
access time. This means that during one single clock cycle,
one ALU (Arithmetic Logic Unit) operation is executed. Two
operands are output from the register file, the operation is
executed, and the result is stored back in the register file -
in one clock cycle. Six of the 32 registers can be used as
three 16-bits indirect address register pointers for Data
Space addressing - enabling efficient address calculations.
One of the three address pointers is also used as the
address pointer for the constant table look up function.
These added function registers are the 16-bits X-register,
Y-register and Z-register.
Figure 4.
The AT90S4414 AVREnhanced RISC Architecture
The ALU supports arithmetic and logic functions between
registers or between a constant and a register. Single reg-
ister operations are also executed in the ALU. Figure 4
shows the AT90S4414 AVREnhanced RISC microcontrol-
ler architecture.
In addition to the register operation, the conventional mem-
ory addressing modes can be used on the register file as
well. This is enabled by the fact that the register file is
assigned the 32 lowermost Data Space addresses ($00 -
$1F), allowing them to be accessed as though they were
ordinary memory locations.
The I/O memory space contains 64 addresses for CPU
peripheral functions as Control Registers, Timer/Counters,
A/D-converters, and other I/O functions. The I/O Memory
can be accessed directly, or as the Data Space locations
following those of the register file, $20 - $5F.
The AVR uses a Harvard architecture concept - with sepa-
rate memories and buses for program and data. The pro-
gram memory is executed with a two stage pipeline. While
one instruction is being executed, the next instruction is
pre-fetched from the program memory. This concept
enables instructions to be executed in every clock cycle.
The program memory is in-system In-System Programma-
ble Flash memory.
With the relative jump and call instructions, the whole 2K
address space is directly accessed. Most AVRinstructions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 90S8535 | -bit AVR Microcontroller with 8K Bytes In- System Programmable Flash |
| 90SCFM | 20SCFM |
| 90SMO | Crystal Clock Oscillators (+3.3V or +5.0V FIXED MODELS) |
| 90SQ | SCHOTTKY RECTIFIER |
| 90SQ035 | SCHOTTKY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 90S7A | 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request |
| 90S8535 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 4K/8K Bytes In-System Programmable Flash |
| 90SC15B | 制造商:NDK 制造商全稱:NDK 功能描述:four-pole crystal filter with a built-in coupling capacitor |
| 90SCFM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:20SCFM |
| 90SERIES | 制造商:MALLORY 制造商全稱:MALLORY 功能描述:POINT TYPE DISTRIBUTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。