- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄163317 > 8545BGI (INTEGRATED DEVICE TECHNOLOGY INC) 8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 4 INVERTED OUTPUT(S), PDSO20 PDF資料下載
參數(shù)資料
| 型號： | 8545BGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 8545 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 4 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | 6.50 X 4.40 MM, 0.925 MM HEIGHT, MO-153, TSSOP-20 |
| 文件頁數(shù)： | 12/15頁 |
| 文件大?。?/td> | 708K |
| 代理商： | 8545BGI |
ICS8545I
LOW SKEW, 1-TO-4, LVCMOS/LVTTL-TO-LVDS FANOUT BUFFER
IDT / ICS LVDS FANOUT BUFFER
6
ICS8545BGI REV. B MARCH 02, 2009
Additive Phase Jitter
The spectral purity in a band at a specific offset from the
fundamental compared to the power of the fundamental is called
the dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise power
present in a 1Hz band at a specified offset from the fundamental
frequency to the power value of the fundamental. This ratio is
expressed in decibels (dBm) or a ratio of the power in the 1Hz band
to the power in the fundamental. When the required offset is
specified, the phase noise is called a dBc value, which simply
means dBm at a specified offset from the fundamental. By
investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the
entire time record of the signal. It is mathematically possible to
calculate an expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher than
the noise floor of the device. This is illustrated above. The device
meets the noise floor of what is shown, but can actually be lower.
The phase noise is dependant on the input source and
measurement equipment.
SSB
Phas
e
Noise
dBc/Hz
Offset Frequency (Hz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 85506-0001 | 8 CONTACT(S), FEMALE, STRAIGHT TELECOM AND DATACOM CONNECTOR, SOLDER, JACK |
| 85506-0002 | 8 CONTACT(S), FEMALE, STRAIGHT TELECOM AND DATACOM CONNECTOR, SOLDER, JACK |
| 85511-0002 | 8 CONTACT(S), FEMALE, STRAIGHT TELECOM AND DATACOM CONNECTOR, SOLDER, JACK |
| 8563-7501-000 | FEMALE-FEMALE, RF STRAIGHT ADAPTER, JACK |
| 85638-1LF03 | 12 CONTACT(S), FEMALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8545BGILF | 功能描述:時鐘緩沖器 1-to-4 LVCMOS/LVTTL- to-LVDS Fanout Buffe RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 8545BGILFT | 功能描述:時鐘驅(qū)動器及分配 1-to-4 LVCMOS/LVTTL- to-LVDS Fanout Buffe RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 8545BGLF | 功能描述:時鐘緩沖器 1-to-4 LVCMOS/LVTTL- to-LVDS Fanout Buffe RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 8545BGLFT | 功能描述:時鐘驅(qū)動器及分配 1-to-4 LVCMOS/LVTTL- to-LVDS Fanout Buffe RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 8545BGT | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN LVDS 20-Pin TSSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。