參數(shù)資料
型號(hào)： 840002AG
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： XO, clock
英文描述： 226.67 MHz, OTHER CLOCK GENERATOR, PDSO16
封裝： 4.40 X 5 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16
文件頁(yè)數(shù)： 12/13頁(yè)
文件大?。?/td> 808K
代理商： 840002AG
Integrated
Circuit
Systems, Inc.
840002AG
www.icst.com/products/hiperclocks.html
REV. B FEBRUARY 17, 2006
8
ICS840002
FEMTOCLOCKSCRYSTAL-TO-
LVCMOS/LVTTL FREQUENCY SYNTHESIZER
LAYOUT GUIDELINE
Figure 3 shows a schematic example of the ICS840002. An
example of LVCMOS termination is shown in this schematic.
Additional LVCMOS termination approaches are shown in the
LVCMOS Termination Application Note. In this example, an 18
pF parallel resonant 26.5625MHz crystal is used. The C1=22pF
FIGURE 3. ICS840002 SCHEMATIC EXAMPLE
and C2=22pF are recommended for frequency accuracy. For
different board layout, the C1 and C2 may be slightly adjusted
for optimizing frequency accuracy. 1K
Ω pullup or pulldown re-
sistors can be used for the logic control input pins.
To Logic
Input
pins
RU2
Not Install
C2
22pF
VDD
RD2
1K
LVCMOS
C5
0.1u
RU1
1K
Zo = 50 Ohm
Unused output can be left floating. There should
no trace attached to unused output. Device
characterized with all outputs terminated.
C1
22pF
Set Logic
Input to
'0'
VDDA
VDD
U1
ICS840002
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
FSEL0
XTAL_SEL
TEST_CLK
OE
MR
nPLL_SEL
VDDA
VDD
XTAL_OUT
XTAL_IN
VDDO
Q1
Q0
GND
FSEL1
Logic Control Input Examples
Optional Termination
RD1
Not Install
X1
If not using the crystal input, it can be left floating.
For additional protection the XTAL_IN pin can be
tied to ground.
C4
0.01u
Set Logic
Input to
'1'
C3
10uF
R4
100
VDD
XTAL2
To Logic
Input
pins
XTAL1
R2
33
R3
100
R1
10
C6
0.1u
Zo = 50 Ohm
VDD
LVCMOS
INPUTS:
CRYSTAL INPUT:
For applications not requiring the use of the crystal oscillator
input, both XTAL_IN and XTAL_OUT can be left floating.
Though not required, but for additional protection, a 1k
Ω
resistor can be tied from XTAL_IN to ground.
TEST_CLK INPUT:
For applications not requiring the use of the test clock, it can
be left floating. Though not required, but for additional
protection, a 1k
Ω resistor can be tied from the TEST_CLK to
ground.
LVCMOS CONTROL PINS:
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1k
Ω resistor can be used.
RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS
OUTPUTS:
LVCMOS OUTPUT:
All unused LVCMOS output can be left floating. We
recommend that there is no trace attached.
ICS840002
FEMTOCLOCKS CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER
TSD
IDT / ICS FEMTOCLOCKS CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER
ICS840002
8
相關(guān)PDF資料
PDF描述
8400110EKILF OTHER CLOCK GENERATOR, QCC32
84013036 INTERCONNECTION DEVICE
8403612LX 2K X 8 STANDARD SRAM, 70 ns, CDIP24
841 FEMALE, D SUBMINIATURE CONNECTOR, IDC, RECEPTACLE
842-864-0499-001 4 CONTACT(S), MALE, POWER CONNECTOR, SURFACE MOUNT, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
840002AG-01 制造商:Integrated Device Technology Inc 功能描述:840002AG-01 - Rail/Tube
840002AG-01LF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
840002AG-01LFT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
840002AG-01T 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ SYNTHESIZER SGL 16TSSOP - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:840002AG-01T - Tape and Reel
840002AGI 制造商:Integrated Device Technology Inc 功能描述:840002AGI - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*