參數(shù)資料
型號(hào)： 82C862
廠商： Electronic Theatre Controls, Inc.
英文描述： FireLink USB Dual Controller Quad Port USB
中文描述： FireLink雙控制器的USB四口USB
文件頁(yè)數(shù)： 24/51頁(yè)
文件大?。?/td> 321K
代理商： 82C862
FireLink USB
82C862
912-2000-030
Revision: 1.0
Page 20
4.5.1 Legacy Support
Four registers are provided for legacy support:
1. HceControl
-
Used to enable and control the emulation hardware and report various status information.
2. HceInput
-
Emulation side of the legacy Input Buffer register.
3. HceOutput
-
Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
4. HceStatus
-
Emulation side of the legacy Status register.
These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. Table 4-3 shows a
register map of these registers. Refer to Section 5.2.2, "Legacy Support Registers" for detailed bit information.
Table 5.
Legacy Support Register Map
MEMOFST
R/W
Register Name
100h-103h
R/W
HceControl
104h-107h
R/W
HceInput
108h-10Bh
R/W
HceOutput
10Ch-10Fh
R/W
HceStatus
4.5.2 Intercept Port 60h and 64h Accesses
The HceStatus, HceInput, and HceOutput registers are accessible at I/O Ports 60h and 64h when emulation is enabled. Reads
and writes to these registers using the I/O Ports do have some side effects as shown in Table 4-4. However, accessing these
registers directly through their memory address produces no side effects.
When emulation is enabled, I/O accesses of Ports 60h and 64h must be handled by the Host Controller (HC). The HC must be
positioned in the system so that it can do a positive decode of accesses to Ports 60h and 64h on the PCI bus. If a keyboard
controller is present in the system, it must either use subtractive decode or have provisions to disable its decode of Ports 60h
and 64h. If the legacy keyboard controller uses positive decode and is turned off during emulation, it must be possible for the
emulation code to quickly re-enable and disable the legacy keyboard controller Port 60h and 64h decode. This is necessary to
support a mixed operating environment.
Table 6.
Emulated Registers and Side Effects
Register Contents
Accessed/Modified
Side Effect
HceOutput
A read from Port 60h will set the Output Full bit (MEMOFST 10Ch[0]) to 0.
HceInput
A write to Port 60h will set the Input Full bit (MEMOFST 10Ch[1]) to 1 and the Cmd Data bit
(MEMOFST 10Ch[3]) to 0.
A write to Port 64h will set the: Input Full bit (MEMOFST 10Ch[1]) to 0 and the Cmd Data bit
(MEMOFST 10Ch[3]) to 1.
HceStatus
A read from Port 64h returns the current value of the HceStatus register.
相關(guān)PDF資料
PDF描述
82C931 Plug and Play Integrated Audio Controller
82S09 576-BIT BIPOLAR RAM (64 X 9)
82S19 576-BIT BIPOLAR RAM (64 X 9)
82S101BYA 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD
82S100BXA 1 MSPS, 12-Bit A/D Converter in MSOP-8 or SOIC-8; Package: MSOP; No of Pins: 8; Temperature Range: Industrial
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82C86H 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver
82C86H_04 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver
82C87 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver
82C871(100LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
82C871(100QFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*