參數(shù)資料
型號(hào): 82C836B
廠商: Electronic Theatre Controls, Inc.
英文描述: Single-Chip 386sx AT
中文描述: 單芯片386sx在
文件頁(yè)數(shù): 55/205頁(yè)
文件大小: 3878K
代理商: 82C836B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
If either LBA or Early READY mode is enabled (or both), the 82C836 automatically
generates an Early Wait State at the beginning of every local DRAM read cycle not
claimed by an external controller. This allows time for the external controller to signal a
cache hit before the 82C836 starts a DRAM cycle. The added wait state affects the total
cycle time only in the event of a cache read miss. Cache read hits can be zero wait state
if the external cache controller uses Early READY mode. There is no added wait state
for local DRAM write cycles.
To avoid the need for parity bits in the cache SRAMs, parity checking on local DRAM
read cycles is suspended in the event of a cache hit. Parity checking of local DRAM
memory operates normally on cache misses.
When using both local memory caching and internal EMS, the EMS page windows and
EMS target areas (expanded memory) must be excluded from the cacheable address
ranges. Since EMS address translation is entirely internal to the 82C836, a local memory
cache only has access to CPU addresses, not translated EMS addresses.
Expanded/Extended Memory
The 82C836 fully supports the LIM EMS 4.0 and 3.2 specifications. EMS allows
operating systems and software applications to access memory above the 1MB DOS limit
through a page mapping scheme managed by an EMS driver. The SCATsx architecture
allows up to 64KB of address space in the first 1MB to be remapped, in 16KB pages, to
anywhere in the 16MB address space, described as follows:
Remappable area----The remappable address range is either 0D0000-0DFFFFH or
0E0000-0EFFFFH, determined by a bit in one of the EMS I/O ports (see below). In
LIM EMS terminology, this 64KB remappable address range is referred to as the Page
Frame.
Page windows and target pages ----The remappable address range is divided into
four page windows of 16KB each. Each page window can be mapped to any 16KB
target page anywhere in the 16MB address space. In LIM EMS terminology, the
page windows are referred to as physical pages because these have fixed physical
addresses. The target pages are referred to as logical pages because these have
logical addresses only ----until mapped into a physical page within the page frame.
Page registers----Associated with each page window is a page register. The 82C836
contains four page registers, one for each 16KB page window. Each page register
specifies the absolute physical location of the 16KB target page to be mapped into
the associated page window. Each page register also specifies whether or not the
associated page window is enabled or disabled, i.e., whether or not to perform EMS
address remapping in that window. If a page window is disabled, accesses to that
window are treated as ordinary non-EMS memory accesses.
EMS I/O ports----The page registers are accessed using three I/O ports located at either
I/O addresses 208H-20AH or 218H-21AH (selectable via ICR 4F bit 0). In I/O port
20AH (or 21AH), bits 1-0 specify which page register is currently accessible. The
selected page register is then accessed at I/O ports 208H and 209H (or 218H and
219H).
EMS enable/disable----EMS translation can be enabled or disabled by ICR 4F bit 7. In
addition, the EMS I/O ports can be enabled or disabled by ICR 4F bit 6.
I
DRAM Interface
System Interface
5-14
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料
PDF描述
82C862 FireLink USB Dual Controller Quad Port USB
82C931 Plug and Play Integrated Audio Controller
82S09 576-BIT BIPOLAR RAM (64 X 9)
82S19 576-BIT BIPOLAR RAM (64 X 9)
82S101BYA 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82C83H 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver
82C84 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver
82C84A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver
82C84A/B 制造商: 功能描述: 制造商:undefined 功能描述:
82C84A_05 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver