- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371630 > 82C37 (OKI SEMICONDUCTOR CO., LTD.) PROGRAMMABLE DMA CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C37 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | PROGRAMMABLE DMA CONTROLLER |
| 中文描述： | 可編程DMA控制器 |
| 文件頁數(shù)： | 12/23頁 |
| 文件大小： | 204K |
| 代理商： | 82C37 |
4-203
82C37A
Application Information
Figure 6 shows an application for a DMA system utilizing the
82C37A DMA controller and the 80C88 Microprocessor. In
this application, the 82C37A DMA controller is used to
improve system performance by allowing an I/O device to
transfer data directly to or from system memory.
Components
The system clock is generated by the 82C84A clock driver
and is inverted to meet the clock high and low times required
by the 82C37A DMA controller. The four OR gates are used
to support the 80C88 Microprocessor in minimum mode by
producing the control signals used by the processor to
access memory or I/O. A decoder is used to generate chip
select for the DMA controller and memory. The most signifi-
cant bits of the address are output on the address/data bus.
Therefore, the 82C82 octal latch is used to demultiplex the
address. Hold Acknowledge (HLDA) and Address Enable
(AEN) are “ORed” together to insure that the DMA controller
does not have bus contention with the microprocessor.
Operation
A DMA request (DREQ) is generated by the I/O device. After
receiving the DMA request, the DMA controller will issue a
Hold request (HRQ) to the processor. The system busses
are not released to the DMA controller until a Hold Acknowl-
edge signal is returned to the DMA controller from the
80C88 processor. After the Hold Acknowledge has been
received, addresses and control signals are generated by
the DMA controller to accomplish the DMA transfers. Data is
transferred directly from the I/O device to memory (or vice
versa) with IOR and MEMW (or MEMR and IOW) being
active. Note that data is not read into or driven out of the
DMA controller in I/O-to-memory or memory-to-I/O data
transfers.
FIGURE 6. APPLICATION FOR DMA SYSTEM
MEMR
MEMW
IOR
IOW
MEMCS
MEMR
MEMW
MEMORY
47k
V
CC
ADDRESS BUS
DATA BUS
V
CC
DATA BUS
80C88
WR
RD
M/IO
HRQ
HLDA
AX
ALE
AD0
AD7
MN/MX
CLK
82C84A
OR
82C85
HLDA
MEMCS
STB
82C82
OE
DECODER
ADDRESS BUS
STB
82C82
OE
A0-7
DB0-7
CS
ADSTB
CLK
EOP
HLDA
IOR
IOW
MEMR
MEMW
HRQ
DREQ0
DACK
AEN
82C37A
IOR
IOW
V
CC
CS
DREQ
I/O
DEVICE
NOTE:
The address lines need pull-up resistors.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C55A | CMOS Programmable Peripheral Interface |
| 82DA103M035KB2D | PC 6C 6#20 PIN RECP |
| 82DA472M035JA2D | Aluminum Capacitors + 85 C, Snap-in, General Purpose |
| 82DA272M035HA2D | Aluminum Capacitors + 85 C, Snap-in, General Purpose |
| 82DA122M200MD2D | Aluminum Capacitors + 85 C, Snap-in, General Purpose |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C37A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS High Performance Programmable DMA Controller |
| 82C37A_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS High Performance Programmable DMA Controller |
| 82C38 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:VOLTAGE DETECTORS |
| 82C39 | 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:VOLTAGE DETECTORS |
| 82C391-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:System Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。