參數(shù)資料
型號: 82C205
英文描述: Consumer IC
中文描述: 消費(fèi)性IC
文件頁數(shù): 24/47頁
文件大?。?/td> 460K
代理商: 82C205
Advance Information
82C205
912-1000-024
Page 20
Revision 1.0
7
6
5
4
3
2
1
0
Index 0Ah -0Ch
Reserved
Default = 00h
Index 0Dh
OSD Start Address (R/W)
Default = 00h
Starting address of OSD Index Buffer Low Byte
Index 0Eh
Default = 00h
Starting address of OSD Index Buffer Middle Byte
Index 0Fh
Default = 00h
Reserved
Reserved
Starting address of OSD Index Buffer High Byte
Index 10h
Display Panel Start Address – Field 1 (R/W)
Default = 00h
Starting address for Display buffer.
This is the starting address for field 1 of the TV or VGA data.
Low Byte
Index 11h
Default = 00h
Middle Byte
Index 12h
Default = 00h
Reserved
Reserved
High Byte
Index 13h
Display Panel Start Address – Field 2 (R/W)
Default = 00h
Starting address for Display buffer.
This is the starting address for field 2 of the TV data.
Low Byte
Index 14h
Default = 00h
Middle Byte
Index 15h
Default = 00h
Reserved
Reserved
High Byte
Index 16h
Video Pitch (R/W)
Default = 00h
Pitch of the Frame Buffer.
Low Byte
Index 17h
Default = 00h
Reserved
Reserved
Reserved
High Byte
Index 18h - 19h
Reserved
Default = 00h
Index 1Ah
OSD Pitch (R/W)
Default = 00h
Pitch of the OSD Index Buffer
Low Byte
Index 1Bh
Default = 00h
Reserved
Reserved
Reserved
High Byte
Index 1Ch
Memory Bank (R/W)
Default = 00h
Bank Address for DRAM access by CPU.
The CPU address is structured so that the resultant memory address is:
bank[7:0], cpu_addr[21:14]
Hence, each bank is 16Kbytes, with 256 available banks.
相關(guān)PDF資料
PDF描述
82C264 Peripheral IC
82C281-16 DRAM/Cache Controller
82C391-25 System Controller
82C391-33 System Controller
82C391-40 System Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82C206 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NEW ENHANCED AT DATA BOOK
82C21 制造商:UTC-IC 制造商全稱:UTC-IC 功能描述:VOLTAGE DETECTORS
82C211 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NEW ENHANCED AT DATA BOOK
82C212 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NEW ENHANCED AT DATA BOOK
82C215 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NEW ENHANCED AT DATA BOOK