參數(shù)資料
型號(hào)： 79RC32T355-150DH
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 微控制器/微處理器
英文描述： IDT Interprise Integrated Communications Processor
中文描述： 32-BIT, 150 MHz, RISC PROCESSOR, PQFP208
封裝： 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MO-143FA-1, QFP-208
文件頁(yè)數(shù)： 10/47頁(yè)
文件大?。?/td> 987K
代理商： 79RC32T355-150DH
10 of 47
May 25, 2004
IDT 79RC32355
JTAG_TMS
I
STI
JTAG Mode Select
. This input signal is decoded by the tap controller to control test operation. This signal requires an
external resistor, listed in Table 16.
EJTAG_PCST[0]
O
Low Drive
PC trace status.
This bus gives the PC trace status information during EJTAG/ICE mode. EJTAG/ICE enable is selected
during reset using the boot configuration and overrides the selection of the Primary and Alternate functions. This signal
requires an external resistor, listed in Table 16.
Primary function: General Purpose I/O, GPIOP[10].
1st Alternate function: UART channel 1 data terminal ready, U1DTRN.
EJTAG_PCST[1]
O
Low Drive
PC trace status.
This bus gives the PC trace status information during EJTAG/ICE mode. EJTAG/ICE enable is selected
during reset using the boot configuration and overrides the selection of the Primary and Alternate functions. This signal
requires an external resistor, listed in Table 16.
Primary function: General Purpose I/O, GPIOP[11]. At reset, this pin defaults to primary function GPIOP[11].
1st Alternate function: UART channel 1 data set ready, U1DSRN.
EJTAG_PCST[2]
O
Low Drive
PC trace status.
This bus gives the PC trace status information during EJTAG/ICE mode. EJTAG/ICE enable is selected
during reset using the boot configuration and overrides the selection of the Primary and Alternate functions. This signal
requires an external resistor, listed in Table 16.
Primary function: General Purpose I/O, GPIOP[12].
1st Alternate function: UART channel 1 request to send, U1RTSN.
EJTAG_DCLK
O
Low Drive
PC trace clock.
This is used to capture address and data during EJTAG/ICE mode. EJTAG/ICE enable is selected during
reset using the boot configuration and overrides the selection of the Primary and Alternate functions. This signal requires
an external resistor, listed in Table 16.
Primary function: General Purpose I/O, GPIOP[13].
1st Alternate function: UART channel 1 clear to send, U1CTSN.
EJTAG_TRST_N
I
STI
EJTAG Test Reset.
EJTAG_TRST_N is an active-low signal for asynchronous reset of only the EJTAG/ICE controller.
EJTAG_TRST_N requires an external pull-up on the board. EJTAG/ICE enable is selected during reset using the boot con-
figuration and overrides the selection of the Primary and Alternate functions. This signal requires an external resistor, listed
in Table 16.
Primary: General Purpose I/O, GPIOP[31]
1st Alternate function: DMA finished output, DMAFIN.
JTAG_TRST_N
I
STI
JTAG Test Reset.
JTAG_TRST_N is an active-low signal for asynchronous reset of only the JTAG boundary scan control-
ler. JTAG_TRST_N requires an external pull-down on the board that will hold the JTAG boundary scan controller in reset
when not in use if selected. JTAG reset enable is selected during reset using the boot configuration and overrides the
selection of the Primary and Alternate functions.
Primary function: General Purpose I/O, GPIOP[2].
1st Alternate function: UART channel 0 ring indicator, U0RIN.
Debug
INSTP
O
Low Drive
Instruction or Data Indicator
. This signal is driven high during CPU instruction fetches and low during CPU data transac-
tions on the memory and peripheral bus.
CPUP
O
Low Drive
CPU or DMA Transaction Indicator
. This signal is driven high during CPU transactions and low during DMA transactions
on the memory and peripheral bus if CPU/DMA Transaction Indicator Enable is enabled. CPU/DMA Status mode enable is
selected during reset using the boot configuration and overrides the selection of the Primary and Alternate functions.
Primary function: General Purpose I/O, GPIOP[4].
1st Alternate function: UART channel 0 data terminal ready U0DTRN.
DMAP[0]
O
Low Drive
Active DMA channel code
. DMA debug enable is selected during reset using the boot configuration and overrides the
selection of the Primary and Alternate functions.
Primary function: General Purpose I/O, GPIOP[23].
1st Alternate function: TXADDR[1].
DMAP[1]
O
Low Drive
Active DMA channel code
. DMA debug enable is selected during reset using the boot configuration and overrides the
selection of the Primary and Alternate functions.
Primary function: General Purpose I/O, GPIOP[25].
1st Alternate function: RXADDR[1].
Name
Type I/O Type
Description
Table 1 Pin Descriptions (Part 6 of 8)
相關(guān)PDF資料
PDF描述
79RC32T355-150DHI IDT Interprise Integrated Communications Processor
79RC32T355-180DH IDT Interprise Integrated Communications Processor
79RC32T355-180DHI IDT Interprise Integrated Communications Processor
79RC32T355133DH Communications Processor
79RC32T355133DHI Communications Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
79RC32T355-150DHG 制造商:Integrated Device Technology Inc 功能描述:MPU RC32300 RISC 32-Bit 150MHz 3.3V 208-Pin PQFP 制造商:Integrated Device Technology Inc 功能描述:MPU RC32300 RISC 32BIT CMOS 150MHZ 3.3V 208PQFP - Trays 制造商:IDT 功能描述:IDT 79RC32T355-150DHG Co-Processors
79RC32T355-150DHGI 制造商:Integrated Device Technology Inc 功能描述:
79RC32T355150DHI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
79RC32T355-150DHI 制造商:Integrated Device Technology Inc 功能描述:MPU RC32300 RISC 32-Bit 150MHz 3.3V 208-Pin PQFP
79RC32T355180DH 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*