- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382826 > 79RC32H435-400BC (Integrated Device Technology, Inc.) IDTTM InterpriseTM Integrated Communications Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 79RC32H435-400BC |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | IDTTM InterpriseTM Integrated Communications Processor |
| 中文描述： | IDTTM InterpriseTM集成通信處理器 |
| 文件頁(yè)數(shù)： | 5/53頁(yè) |
| 文件大?。?/td> | 444K |
| 代理商： | 79RC32H435-400BC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
5 of 53
January 19, 2006
IDT 79RC32435
DDRCKP
O
DDR Positive DDR clock.
This signal is the positive clock of the differential
DDR clock pair.
DDRCSN
O
DDR Chip Selects.
This active low signal is used to select DDR device(s) on
the DDR bus.
DDRDATA[15:0]
I/O
DDR Data Bus.
16-bit DDR data bus is used to transfer data between the
RC32435 and the DDR devices. Data is transferred on both edges of the clock.
DDRDM[1:0]
O
DDR Data Write Enables.
Byte data write enables are used to enable specific
byte lanes during DDR writes.
DDRDM[0] corresponds to DDRDATA[7:0]
DDRDM[1] corresponds to DDRDATA[15:8]
DDRDQS[1:0]
I/O
DDR Data Strobes.
DDR byte data strobes are used to clock data between
DDR devices and the RC32435. These strobes are inputs during DDR reads
and outputs during DDR writes.
DDRDQS[0] corresponds to DDRDATA[7:0]
DDRDQS[1] corresponds to DDRDATA[15:8]
DDRRASN
O
DDR Row Address Strobe.
The DDR row address strobe is asserted during
DDR transactions.
DDRVREF
I
DDR Voltage Reference.
SSTL_2 DDR voltage reference is generated by an
external source.
DDRWEN
O
DDR Write Enable.
DDR write enable is asserted during DDR write transac-
tions.
PCI Bus
PCIAD[31:0]
I/O
PCI Multiplexed Address/Data Bus
. Address is driven by a bus master during
initial PCIFRAMEN assertion. Data is then driven by the bus master during
writes or by the bus target during reads.
PCICBEN[3:0]
I/O
PCI Multiplexed Command/Byte Enable Bus
. PCI commands are driven by
the bus master during the initial PCIFRAMEN assertion. Byte enable signals are
driven by the bus master during subsequent data phase(s).
PCICLK
I
PCI Clock
. Clock used for all PCI bus transactions.
PCIDEVSELN
I/O
PCI Device Select
. This signal is driven by a bus target to indicate that the tar-
get has decoded the address as one of its own address spaces.
PCIFRAMEN
I/O
PCI Frame
. Driven by a bus master. Assertion indicates the beginning of a bus
transaction. Negation indicates the last data.
PCIGNTN[3:0]
I/O
PCI Bus Grant
.
In PCI host mode with internal arbiter:
The assertion of these signals indicates to the agent that the internal RC32435
arbiter has granted the agent access to the PCI bus.
In PCI host mode with external arbiter:
PCIGNTN[0]: asserted by an external arbiter to indicate to the RC32435 that
access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
In PCI satellite mode:
PCIGNTN[0]: This signal is asserted by an external arbiter to indicate to the
RC32435 that access to the PCI bus has been granted.
PCIGNTN[3:1]: unused and driven high.
PCIIRDYN
I/O
PCI Initiator Ready
. Driven by the bus master to indicate that the current datum
can complete.
S ignal
Type
Name/Desc ription
Table 1 Pin Description (Part 2 of 6)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 79RC32H435-400BCI | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32438 | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438-200BB | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438-200BBI | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438-233BB | IDTTM InterpriseTM Integrated Communications Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 79RC32H435-400BCG | 功能描述:處理器 - 專門應(yīng)用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| 79RC32H435-400BCI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438200BB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438-200BB | 功能描述:處理器 - 專門應(yīng)用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| 79RC32K438-200BBG | 功能描述:處理器 - 專門應(yīng)用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。